Solution-processed dinaphtho[2,3-b:2′,3′-f]thieno[3,2-b]thiophene transistor memory based on phosphorus-doped silicon nanoparticles as a nano-floating gate
被引:8
|
作者:
Kimura, Yu
论文数: 0引用数: 0
h-index: 0
机构:
Teijin Ltd, Elect Mat Dev Project, Hino, Tokyo 1918512, JapanTeijin Ltd, Elect Mat Dev Project, Hino, Tokyo 1918512, Japan
Kimura, Yu
[1
]
Hamaguchi, Azusa
论文数: 0引用数: 0
h-index: 0
机构:
Teijin Ltd, Elect Mat Dev Project, Hino, Tokyo 1918512, JapanTeijin Ltd, Elect Mat Dev Project, Hino, Tokyo 1918512, Japan
Hamaguchi, Azusa
[1
]
Ikeda, Yoshinori
论文数: 0引用数: 0
h-index: 0
机构:
Teijin Ltd, Elect Mat Dev Project, Hino, Tokyo 1918512, JapanTeijin Ltd, Elect Mat Dev Project, Hino, Tokyo 1918512, Japan
Ikeda, Yoshinori
[1
]
Nagase, Takashi
论文数: 0引用数: 0
h-index: 0
机构:
Osaka Prefecture Univ, Dept Phys & Elect, Sakai, Osaka 5998531, Japan
Osaka Prefecture Univ, Res Inst Mol Elect Devices, Sakai, Osaka 5998531, JapanTeijin Ltd, Elect Mat Dev Project, Hino, Tokyo 1918512, Japan
Nagase, Takashi
[2
,3
]
Naito, Hiroyoshi
论文数: 0引用数: 0
h-index: 0
机构:
Osaka Prefecture Univ, Dept Phys & Elect, Sakai, Osaka 5998531, Japan
Osaka Prefecture Univ, Res Inst Mol Elect Devices, Sakai, Osaka 5998531, JapanTeijin Ltd, Elect Mat Dev Project, Hino, Tokyo 1918512, Japan
Naito, Hiroyoshi
[2
,3
]
Takimiya, Kazuo
论文数: 0引用数: 0
h-index: 0
机构:
RIKEN, Ctr Emergent Matter Sci, Wako, Saitama 3510198, JapanTeijin Ltd, Elect Mat Dev Project, Hino, Tokyo 1918512, Japan
Takimiya, Kazuo
[4
]
Shiro, Takashi
论文数: 0引用数: 0
h-index: 0
机构:
Teijin Ltd, Elect Mat Dev Project, Hino, Tokyo 1918512, JapanTeijin Ltd, Elect Mat Dev Project, Hino, Tokyo 1918512, Japan
Shiro, Takashi
[1
]
机构:
[1] Teijin Ltd, Elect Mat Dev Project, Hino, Tokyo 1918512, Japan
High-performance organic field-effect transistor (OFET) memories were developed by a simple solution process using phosphorus-doped silicon nanoparticles (Si NPs) and dinaphtho[2,3-b:2',3'-f]thieno[3,2-b]thiophene (DNTT) precursor-polystyrene (PS) blends. Si NPs were doped with phosphorus to control the ionization potential and functioned as a nano-floating gate. DNTT precursor-PS blends were converted to DNTT/PS layers on a Si NP layer by thermal annealing. The OFET memories clearly exhibited a memory window of 20V and a notably large threshold voltage (V-th) shift of 40V after the application of negative and positive voltages to the gate electrode. (C) 2015 The Japan Society of Applied Physics