共 42 条
[21]
3D-Stacked memory architectures for multi-core processors
[J].
ISCA 2008 PROCEEDINGS: 35TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE,
2008,
:453-464
[24]
MIRA: A multi-layered on-chip interconnect router architecture
[J].
ISCA 2008 PROCEEDINGS: 35TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE,
2008,
:251-261
[25]
Peters'en Kim., 2007, DESIGN AUTOMATION TE, P1
[29]
Larrabee: A many-core x86 architecture for visual computing
[J].
ACM TRANSACTIONS ON GRAPHICS,
2008, 27 (03)
[30]
Shamshiri S, 2011, INT TEST CONF P