Multicast-Based Testing and Thermal-Aware Test Scheduling for 3D ICs with a Stacked Network-on-Chip

被引:37
作者
Xiang, Dong [1 ]
Chakrabarty, Krishnendu [2 ]
Fujiwara, Hideo [3 ]
机构
[1] Tsinghua Univ, Sch Software, Beijing 100084, Peoples R China
[2] Duke Univ, Dept Elect & Comp Engn, Durham, NC 27708 USA
[3] Osaka Gakuin Univ, Fac Informat, 2-36-1 Kishibe Minami, Suita, Osaka 5648511, Japan
基金
美国国家科学基金会;
关键词
On-chip networks; NOC core testing; 3D stacked NOCs; thermal-aware test delivery; unicast-based multicast; POWER; COMMUNICATION; ROUTER;
D O I
10.1109/TC.2015.2493548
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A 3D stacked network-on-chip (NOC) promises the integration of a large number of cores in a many-core system-on-chip (SOC). The NOC can be used to test the embedded cores in such SOCs, whereby the added cost of dedicated test-access hardware can be avoided. However, a potential problem associated with 3D NOC-based test access is the emergence of hotspots due to stacking and the high toggle rates associated with structural test patterns used for manufacturing test. High temperatures and hotspots can lead to the failure of good parts, resulting in yield loss. We describe a unicast-based multicast approach and a thermal-driven test scheduling method to avoid hotspots, whereby the full NOC bandwidth is used to deliver test packets. Test delivery is carried out using a new unicast-based multicast scheme. Experimental results highlight the effectiveness of the proposed method in reducing test time under thermal constraints.
引用
收藏
页码:2767 / 2779
页数:13
相关论文
共 42 条
[21]   3D-Stacked memory architectures for multi-core processors [J].
Loh, Gabriel H. .
ISCA 2008 PROCEEDINGS: 35TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, 2008, :453-464
[22]   UNICAST-BASED MULTICAST COMMUNICATION IN WORMHOLE-ROUTED NETWORKS [J].
MCKINLEY, PK ;
XU, H ;
ESFAHANIAN, AH ;
NI, LM .
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1994, 5 (12) :1252-1265
[23]   Performance evaluation and design trade-offs for network-on-chip interconnect architectures [J].
Pande, PP ;
Grecu, C ;
Jones, M ;
Ivanov, A ;
Saleh, R .
IEEE TRANSACTIONS ON COMPUTERS, 2005, 54 (08) :1025-1040
[24]   MIRA: A multi-layered on-chip interconnect router architecture [J].
Park, Dongkook ;
Eachempati, Soumya ;
Das, Reetuparna ;
Mishra, Asit K. ;
Xie, Yuan ;
Vijaykrishnan, N. ;
Das, Chita R. .
ISCA 2008 PROCEEDINGS: 35TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, 2008, :251-261
[25]  
Peters'en Kim., 2007, DESIGN AUTOMATION TE, P1
[26]   Testing Chips With Spare Identical Cores [J].
Ramdas, Abishek ;
Sinanoglu, Ozgur .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2013, 32 (07) :1124-1135
[27]   Thermal-safe test scheduling for core-based system-on-chip integrated circuits [J].
Rosinger, Paul ;
Al-Hashimi, Bashir M. ;
Chakrabarty, Krishnendu .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, 25 (11) :2502-2512
[28]   Thermal-aware test scheduling using network-on-chip under multiple clock rates [J].
Salamy, Hassan ;
Harmanani, Haidar M. .
INTERNATIONAL JOURNAL OF ELECTRONICS, 2013, 100 (03) :408-424
[29]   Larrabee: A many-core x86 architecture for visual computing [J].
Seiler, Larry ;
Carmean, Doug ;
Sprangle, Eric ;
Forsyth, Tom ;
Abrash, Michael ;
Dubey, Pradeep ;
Junkins, Stephen ;
Lake, Adam ;
Sugerman, Jeremy ;
Cavin, Robert ;
Espasa, Roger ;
Grochowski, Ed ;
Juan, Toni ;
Hanrahan, Pat .
ACM TRANSACTIONS ON GRAPHICS, 2008, 27 (03)
[30]  
Shamshiri S, 2011, INT TEST CONF P