Multicast-Based Testing and Thermal-Aware Test Scheduling for 3D ICs with a Stacked Network-on-Chip

被引:37
作者
Xiang, Dong [1 ]
Chakrabarty, Krishnendu [2 ]
Fujiwara, Hideo [3 ]
机构
[1] Tsinghua Univ, Sch Software, Beijing 100084, Peoples R China
[2] Duke Univ, Dept Elect & Comp Engn, Durham, NC 27708 USA
[3] Osaka Gakuin Univ, Fac Informat, 2-36-1 Kishibe Minami, Suita, Osaka 5648511, Japan
基金
美国国家科学基金会;
关键词
On-chip networks; NOC core testing; 3D stacked NOCs; thermal-aware test delivery; unicast-based multicast; POWER; COMMUNICATION; ROUTER;
D O I
10.1109/TC.2015.2493548
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A 3D stacked network-on-chip (NOC) promises the integration of a large number of cores in a many-core system-on-chip (SOC). The NOC can be used to test the embedded cores in such SOCs, whereby the added cost of dedicated test-access hardware can be avoided. However, a potential problem associated with 3D NOC-based test access is the emergence of hotspots due to stacking and the high toggle rates associated with structural test patterns used for manufacturing test. High temperatures and hotspots can lead to the failure of good parts, resulting in yield loss. We describe a unicast-based multicast approach and a thermal-driven test scheduling method to avoid hotspots, whereby the full NOC bandwidth is used to deliver test packets. Test delivery is carried out using a new unicast-based multicast scheme. Experimental results highlight the effectiveness of the proposed method in reducing test time under thermal constraints.
引用
收藏
页码:2767 / 2779
页数:13
相关论文
共 42 条
[1]  
Aghaee N., 2011, Proceedings of the 2011 14th Euromicro Conference on Digital System Design. Architectures, Methods and Tools. (DSD 2011), P197, DOI 10.1109/DSD.2011.29
[2]  
Agrawal M., 2012, P INT TEST C, P1
[3]  
Aktouf C, 1995, PROCEEDINGS - INTERNATIONAL TEST CONFERENCE 1995, P781, DOI 10.1109/TEST.1995.529909
[4]   Trade-Offs between Latency, Complexity, and Load Balancing with Multicast Algorithms [J].
Al-Dubai, Ahmed Y. ;
Ould-Khaoua, Mohamed ;
Mackenzie, Lewis M. .
IEEE TRANSACTIONS ON COMPUTERS, 2010, 59 (02) :159-173
[5]   Networks on chips: A new SoC paradigm [J].
Benini, L ;
De Micheli, G .
COMPUTER, 2002, 35 (01) :70-+
[6]  
Bild D., 2008, P INT C COMP AID DES, P59
[7]   Reusing an on-chip network for the test of core-based systems [J].
Cota, É ;
Carro, L ;
Lubaszewski, M .
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2004, 9 (04) :471-499
[8]   Constraint-driven test scheduling for NoC-based systems [J].
Cota, Erika ;
Liu, Chunsheng .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, 25 (11) :2465-2478
[9]  
Dalmasso Julien, 2008, 2008 IEEE Computer Society Annual Symposium on VLSI, P139, DOI 10.1109/ISVLSI.2008.86
[10]  
De Micheli G., 2006, NETWORKS ON CHIPS