共 27 条
[1]
A 0.063 μm2 FinFET SRAM cell demonstration with conventional lithography using a novel integration scheme with aggressively scaled fin and gate pitch
[J].
2010 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS,
2010,
:19-+
[2]
Bohr M., 2011, IEDM, P11
[3]
Chang J. B., 2002, S VLSI TECHN, P12
[10]
Hisamoto D, 2000, IEEE T ELECTRON DEV, V47, P2320, DOI 10.1109/16.887014