Cost-Effective Design Strategies for Securing Embedded Processors

被引:8
作者
Bruguier, Florent [1 ]
Benoit, Pascal [1 ]
Torres, Lionel [1 ]
Barthe, Lyonel [1 ]
Bourree, Morgan [1 ]
Lomne, Victor [1 ]
机构
[1] Univ Montpellier, Montpellier Lab Informat Robot & Microelect, Dept Microelect, F-34000 Montpellier, France
关键词
Cryptography; side-channel attacks; RISC processor; countermeasures; masking; hiding; FPGA; time-domain;
D O I
10.1109/TETC.2015.2407832
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Side-channel attacks (SCAs), such as differential power analysis or differential electromagnetic analysis, pose a serious threat to the security of embedded systems. In the literature, few articles address the problem of securing general purpose processors (GPPs) with resourceful countermeasures. However, in many low-cost applications, where security is not critical, cryptographic algorithms are typically implemented in software. Since it has been proved that GPPs are vulnerable to SCAs, it is desirable to develop efficient mechanisms to ensure a certain level of security. In this paper, we extend side-channel countermeasures to the register transfer level description. The challenge is to create a new class of processor that executes embedded software applications, which are intrinsically protected against SCAs. For that purpose, we first investigate how to integrate into the datapath two countermeasures based on masking and hiding approaches. Through an FPGA-based processor, we then evaluate the overhead and the effectiveness of the proposed solutions against time-domain first-order attacks. We finally show that a suitable combination of countermeasures significantly increases the side-channel resistance in a cost-effective way.
引用
收藏
页码:60 / 72
页数:13
相关论文
共 32 条
[1]   RIJID: Random code injection to mask power analysis based side channel attacks [J].
Ambrose, Jude Angelo ;
Ragel, Roshan G. ;
Parameswaran, Sri .
2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2007, :489-+
[2]  
[Anonymous], THESIS
[3]  
[Anonymous], 1964, P OCTOBER 27 29 1964, DOI DOI 10.1145/1464039.1464045
[4]  
[Anonymous], P NIST PHYS SEC WORK
[5]  
[Anonymous], 2009, 2009 3 INT C SIGNALS
[6]  
Barthe L., 2011, 2011 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum, P310, DOI 10.1109/IPDPS.2011.154
[7]   Correlation power analysis with a leakage model [J].
Brier, E ;
Clavier, C ;
Olivier, F .
CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2004, PROCEEDINGS, 2004, 3156 :16-29
[8]  
Chari S., 1999, Advances in Cryptology - CRYPTO'99. 19th Annual International Cryptology Conference. Proceedings, P398
[9]  
Clavier C, 2001, LECT NOTES COMPUT SC, V1965, P252
[10]  
Durvaux F., 2012, P IACR CRYPT, V2012, P38