Optical Multilevel Signaling for High Bandwidth and Power-Efficient On-Chip Interconnects

被引:5
|
作者
Kao, Tzyy-Juin [1 ]
Louri, Ahmed [1 ]
机构
[1] Univ Arizona, Dept Elect & Comp Engn, Tucson, AZ 85721 USA
基金
美国国家科学基金会;
关键词
Optical interconnections; photonic integrated circuits; amplitude shift keying;
D O I
10.1109/LPT.2015.2450177
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The scalability of high-performance computing systems is increasingly dependent on high-bandwidth and power-efficient communication between a growing number of processing cores on-and off-chip. Recent developments in silicon photonics technology can potentially alleviate many of the challenges associated with these stringent interconnection demands. In this letter, we propose the use of an optical multilevel signaling technique for on-chip interconnects in conjunction with wavelength division multiplexing to double the aggregate communication bandwidth without increasing the number of waveguides and wavelengths used, thereby reducing scaling costs.
引用
收藏
页码:2051 / 2054
页数:4
相关论文
共 50 条
  • [21] Analysis of Challenges for On-Chip Optical Interconnects
    Dokania, Rajeev K.
    Apsel, Alyssa B.
    GLSVLSI 2009: PROCEEDINGS OF THE 2009 GREAT LAKES SYMPOSIUM ON VLSI, 2009, : 275 - 280
  • [22] Light coupling for on-chip optical interconnects
    Gao, Xumin
    Yuan, Jialei
    Yang, Yongchao
    Li, Yuanhang
    Cai, Wei
    Li, Xin
    Wang, Yongjin
    OPTICS AND LASER TECHNOLOGY, 2017, 97 : 154 - 160
  • [23] A Power-efficient All-optical On-chip Interconnect Using Wavelength-based Oblivious Routing
    Kirman, Nevin
    Martinez, Jose F.
    ASPLOS XV: FIFTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, 2010, : 15 - 27
  • [24] A Power-efficient All-optical On-chip Interconnect Using Wavelength-based Oblivious Routing
    Kirman, Nevin
    Martinez, Jose F.
    ACM SIGPLAN NOTICES, 2010, 45 (03) : 15 - 27
  • [25] High level estimation of the area and power consumption of on-chip interconnects
    Langen, D
    Brinkmann, A
    Rückert, U
    13TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2000, : 297 - 301
  • [26] Performance limitation of on-chip global interconnects for high-speed signaling
    Tsuchiya, A
    Gotoh, Y
    Hashimoto, M
    Onodera, H
    PROCEEDINGS OF THE IEEE 2004 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2004, : 489 - 492
  • [27] High speed current-mode signaling circuits for on-chip interconnects
    Katoch, A
    Veendrick, H
    Seevinck, E
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 4138 - 4141
  • [28] Performance limitation of on-chip global interconnects for high-speed signaling
    Tsuchiya, A
    Hashimoto, M
    Onodera, H
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2005, E88A (04) : 885 - 891
  • [29] Power-Efficient Calibration and Reconfiguration for Optical Network-on-Chip
    Zheng, Yan
    Lisherness, Peter
    Gao, Ming
    Bovington, Jock
    Cheng, Kwang-Ting
    Wang, Hong
    Yang, Shiyuan
    JOURNAL OF OPTICAL COMMUNICATIONS AND NETWORKING, 2012, 4 (12) : 955 - 966
  • [30] High speed Si-based optical modulator for on-chip optical interconnects
    Marris, D
    Lupu, A
    Pascal, D
    Cercus, JL
    Vivien, L
    Cassan, E
    Laval, S
    PROCEEDINGS OF THE IEEE 2004 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2004, : 122 - 124