共 50 条
- [1] Power-Efficient Calibration and Reconfiguration for On-Chip Optical Communication DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2012), 2012, : 1501 - 1506
- [3] A Power-Efficient Architecture for On-Chip Reservoir Computing ARTIFICIAL NEURAL NETWORKS AND MACHINE LEARNING - ICANN 2019: WORKSHOP AND SPECIAL SESSIONS, 2019, 11731 : 161 - 164
- [4] Efficient power modeling for on-chip global interconnects 2008 51ST MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2008, : 458 - +
- [5] OPERON: Optical-electrical Power-efficient Route Synthesis for On-chip Signals 2018 55TH ACM/ESDA/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2018,
- [6] Comparisons between electrical and optical interconnects for on-chip signaling PROCEEDINGS OF THE IEEE 2002 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2002, : 89 - 91
- [7] Nanophotonic Devices for Power-efficient Computing and Optical Interconnects 2017 IEEE PHOTONICS SOCIETY SUMMER TOPICAL MEETING SERIES (SUM), 2017, : 7 - 8
- [9] Differential current-mode signaling for robust and power efficient on-chip global interconnects Electrical Performance of Electronic Packaging, 2004, : 315 - 318
- [10] Efficient macromodeling for on-chip interconnects ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2002, : 561 - 566