Optical Multilevel Signaling for High Bandwidth and Power-Efficient On-Chip Interconnects

被引:5
|
作者
Kao, Tzyy-Juin [1 ]
Louri, Ahmed [1 ]
机构
[1] Univ Arizona, Dept Elect & Comp Engn, Tucson, AZ 85721 USA
基金
美国国家科学基金会;
关键词
Optical interconnections; photonic integrated circuits; amplitude shift keying;
D O I
10.1109/LPT.2015.2450177
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The scalability of high-performance computing systems is increasingly dependent on high-bandwidth and power-efficient communication between a growing number of processing cores on-and off-chip. Recent developments in silicon photonics technology can potentially alleviate many of the challenges associated with these stringent interconnection demands. In this letter, we propose the use of an optical multilevel signaling technique for on-chip interconnects in conjunction with wavelength division multiplexing to double the aggregate communication bandwidth without increasing the number of waveguides and wavelengths used, thereby reducing scaling costs.
引用
收藏
页码:2051 / 2054
页数:4
相关论文
共 50 条
  • [1] Power-Efficient Calibration and Reconfiguration for On-Chip Optical Communication
    Zheng, Yan
    Lisherness, Peter
    Gao, Ming
    Bovington, Jock
    Yang, Shiyuan
    Cheng, Kwang-Ting
    DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2012), 2012, : 1501 - 1506
  • [2] ON-CHIP POWER-EFFICIENT CURRENT FLATTENING CIRCUIT
    Vahedi, Haleh
    Gregori, Stefano
    Muresan, Radu
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2009, 18 (03) : 565 - 579
  • [3] A Power-Efficient Architecture for On-Chip Reservoir Computing
    Sackesyn, Stijn
    Ma, Chonghuai
    Katumba, Andrew
    Dambre, Joni
    Bienstman, Peter
    ARTIFICIAL NEURAL NETWORKS AND MACHINE LEARNING - ICANN 2019: WORKSHOP AND SPECIAL SESSIONS, 2019, 11731 : 161 - 164
  • [4] Efficient power modeling for on-chip global interconnects
    Aswatha, A. R.
    Basavaraju, T.
    Kalpana, A. B.
    2008 51ST MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2008, : 458 - +
  • [5] OPERON: Optical-electrical Power-efficient Route Synthesis for On-chip Signals
    Liu, Derong
    Zhao, Zheng
    Wang, Zheng
    Ying, Zhoufeng
    Chen, Ray T.
    Pan, David Z.
    2018 55TH ACM/ESDA/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2018,
  • [6] Comparisons between electrical and optical interconnects for on-chip signaling
    Kapur, P
    Saraswat, KC
    PROCEEDINGS OF THE IEEE 2002 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2002, : 89 - 91
  • [7] Nanophotonic Devices for Power-efficient Computing and Optical Interconnects
    Wang, Zheng
    Ying, Zhoufeng
    Dhar, Shounak
    Zhao, Zheng
    Pan, David
    Chen, Ray T.
    2017 IEEE PHOTONICS SOCIETY SUMMER TOPICAL MEETING SERIES (SUM), 2017, : 7 - 8
  • [8] Stream Arbitration: Towards Efficient Bandwidth Utilization for Emerging On-Chip Interconnects
    Xiao, Chunhua
    Chang, M-C. Frank
    Cong, Jason
    Gill, Michael
    Huang, Zhangqin
    Liu, Chunyue
    Reinman, Glenn
    Wu, Hao
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2013, 9 (04)
  • [9] Differential current-mode signaling for robust and power efficient on-chip global interconnects
    Zhang, L
    Wilson, J
    Bashirullah, R
    Franzon, P
    Electrical Performance of Electronic Packaging, 2004, : 315 - 318
  • [10] Efficient macromodeling for on-chip interconnects
    Xu, QW
    Mazumder, P
    ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2002, : 561 - 566