Low temperature Si/Si wafer direct bonding using a plasma activated method

被引:12
作者
Li, Dong-ling [1 ,2 ,3 ]
Shang, Zheng-guo [1 ,2 ,3 ]
Wang, Sheng-qiang [1 ,2 ,3 ]
Wen, Zhi-yu [1 ,2 ,3 ]
机构
[1] Chongqing Univ, Natl Key Lab Fundamental Sci Novel Micro Nano Dev, Chongqing 400044, Peoples R China
[2] Chongqing Univ, MOE Key Lab Optoelect Technol & Syst, Chongqing 400044, Peoples R China
[3] Chongqing Univ, Microsyst Res Ctr, Chongqing 400044, Peoples R China
来源
JOURNAL OF ZHEJIANG UNIVERSITY-SCIENCE C-COMPUTERS & ELECTRONICS | 2013年 / 14卷 / 04期
关键词
Low temperature; Wafer direct bonding; O-2 plasma activation; Surface energy; Void formation; SILICON-WAFERS;
D O I
10.1631/jzus.C12MNT02
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Manufacturing and integration of micro-electro-mechanical systems (MEMS) devices and integrated circuits (ICs) by wafer bonding often generate problems caused by thermal properties of materials. This paper presents a low temperature wafer direct bonding process assisted by O-2 plasma. Silicon wafers were treated with wet chemical cleaning and subsequently activated by O-2 plasma in the etch element of a sputtering system. Then, two wafers were brought into contact in the bonder followed by annealing in N-2 atmosphere for several hours. An infrared imaging system was used to detect bonding defects and a razor blade test was carried out to determine surface energy. The bonding yield reaches 90%-95% and the achieved surface energy is 1.76 J/m(2) when the bonded wafers are annealed at 350 A degrees C in N-2 atmosphere for 2 h. Void formation was systematically observed and elimination methods were proposed. The size and density of voids greatly depend on the annealing temperature. Short O-2 plasma treatment for 60 s can alleviate void formation and enhance surface energy. A pulling test reveals that the bonding strength is more than 11.0 MPa. This low temperature wafer direct bonding process provides an efficient and reliable method for 3D integration, system on chip, and MEMS packaging.
引用
收藏
页码:244 / 251
页数:8
相关论文
共 24 条
[1]   Wafer direct bonding:: From advance substrate engineering to future applications in micro/nanoelectronics [J].
Christiansen, Silke H. ;
Singh, Rajendra ;
Goesele, Ulrich .
PROCEEDINGS OF THE IEEE, 2006, 94 (12) :2060-2106
[2]  
Dunare C, 2000, 2000 INTERNATIONAL SEMICONDUCTOR CONFERENCE, VOLS 1 AND 2, CAS 2000 PROCEEDINGS, P531, DOI 10.1109/SMICND.2000.889149
[3]   Atmospheric-pressure plasma pretreatment for direct bonding of silicon wafers at low temperatures [J].
Eichler, M. ;
Michel, B. ;
Thomas, M. ;
Gabriel, M. ;
Klages, C. -P. .
SURFACE & COATINGS TECHNOLOGY, 2008, 203 (5-7) :826-829
[4]   Semiconductor wafer bonding [J].
Gosele, U ;
Tong, QY .
ANNUAL REVIEW OF MATERIALS SCIENCE, 1998, 28 :215-241
[5]   Void-free strong bonding of surface activated silicon wafers from room temperature to annealing at 600 °C [J].
Howlader, M. M. R. ;
Zhang, F. .
THIN SOLID FILMS, 2010, 519 (02) :804-808
[6]   Fabricating capacitive micromachined ultrasonic transducers with wafer-bonding technology [J].
Huang, YL ;
Ergun, AS ;
Hæggström, E ;
Badi, MH ;
Khuri-Yakub, BT .
JOURNAL OF MICROELECTROMECHANICAL SYSTEMS, 2003, 12 (02) :128-137
[7]   Wafer-level bonding/stacking technology for 3D integration [J].
Ko, Cheng-Ta ;
Chen, Kuan-Neng .
MICROELECTRONICS RELIABILITY, 2010, 50 (04) :481-488
[8]   Nanoadhesion layer for enhanced Si-Si and Si-SiN wafer bonding [J].
Kondou, Ryuichi ;
Wang, Chenxi ;
Shigetou, Akitsu ;
Suga, Tadatomo .
MICROELECTRONICS RELIABILITY, 2012, 52 (02) :342-346
[9]   Surface activation for low temperature wafer fusion bonding by radicals produced in an oxygen discharge [J].
Kowal, J. ;
Nixon, T. ;
Aitken, N. ;
Braithwaite, N. St. J. .
SENSORS AND ACTUATORS A-PHYSICAL, 2009, 155 (01) :145-151
[10]   Effect of surface treatment on wafer direct bonding process [J].
Lai, SI ;
Lin, HY ;
Hu, CT .
MATERIALS CHEMISTRY AND PHYSICS, 2004, 83 (2-3) :265-272