A Continuously and Widely Tunable 5 dB-NF 89.5 dB-Gain 85.5 dB-DR CMOS TV Receiver With Digitally-Assisted Calibration for Multi-Standard DBS Applications

被引:7
作者
Li, Song-Ting [1 ]
Li, Jian-Cheng [1 ]
Gu, Xiao-Chen [1 ]
Wang, Hong-Yi [1 ]
Tang, Ming-Hua [2 ]
Zhuang, Zhao-Wen [1 ]
机构
[1] Natl Univ Def Technol, Sch Elect Sci & Engn, Changsha 410073, Hunan, Peoples R China
[2] Xiangtan Univ, Minist Educ, Key Lab Low Dimens Mat & Applicat Technol, Xiangtan 411105, Peoples R China
基金
中国国家自然科学基金;
关键词
ABS-S; automatic frequency tuning (AFT); DC offset calibration (DCOC); direct-conversion receiver; DVB-S; DVB-S2; widely-tunable high-precision filter; automatic frequency calibration (AFC); BALUN-LNA; NOISE; TUNER; IIP2;
D O I
10.1109/JSSC.2013.2281691
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a direct-conversion, multi-standard TV receiver implemented in a 0.13 mu m CMOS technology occupying less than 4 mm(2). The receiver is compliant with several direct broadcasting satellite (DBS) standards, including DVB-S, DVB-S2, and ABS-S. A novel automatic frequency tuning (AFT) technique is adopted based on a searching algorithm to ensure less than 6% bandwidth deviation of the different bandwidths (over 40 bandwidth channels) for multi-standard applications. Moreover, digitally-assisted DC offset calibration is used to improve second-order distortion and calibration time of the receiver and the residual output offset achieved is less than 3 mV. An integrated Sigma Delta fractional-N synthesizer utilizing an optimized automatic frequency calibration (AFC) scheme enables a fast and high-precision calibration process for dual-VCO phase-locked loop (PLL) operation. The measured linearity exceeds the desired target with the minimum margin in excess of 7 dBm, and the maximum carrier-to-noise ratio (CNR) values are better than 30 dB over wide input power levels, ensuring robust reception in variable environments. All circuit blocks are operated at 2.8 V stabilized by an LDO and consuming a total current of about 56 mA.
引用
收藏
页码:2762 / 2774
页数:13
相关论文
共 31 条
[1]  
[Anonymous], IEEE ISSCC
[2]  
[Anonymous], IEEE ISSCC
[3]  
[Anonymous], P IEEE ISCAS
[4]  
[Anonymous], B COLL ENG NTU
[5]  
[Anonymous], IEEE ISSCC
[6]   Wideband balun-LNA with simultaneous output balancing, noise-canceling and distortion-canceling [J].
Blaakmeer, Stephan C. ;
Klumperink, Eric A. M. ;
Leenaerts, Domine M. W. ;
Nauta, Bram .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (06) :1341-1350
[7]  
Chehrazi S, 2005, IEEE CUST INTEGR CIR, P801
[8]   Digital Adaptive IIP2 Calibration Scheme for CMOS Downconversion Mixers [J].
Dufrene, Krzysztof ;
Boos, Zdravko ;
Weigel, Robert .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (11) :2434-2445
[9]   Design of a High Performance 2-GHz Direct-Conversion Front-End With a Single-Ended RF Input in 0.13 μm CMOS [J].
Feng, Yiping ;
Takemura, Gaku ;
Kawaguchi, Shunji ;
Kinget, Peter .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (05) :1380-1390
[10]   A 2-mm2 0.1-5 GHz Software-Defined Radio Receiver in 45-nm Digital CMOS [J].
Giannini, Vito ;
Nuzzo, Pierluigi ;
Soens, Charlotte ;
Vengattaramane, Kameswaran ;
Ryckaert, Julien ;
Goffioul, Michael ;
Debaillie, Bjorn ;
Borremans, Jonathan ;
Van Driessche, Joris ;
Craninckx, Jan ;
Ingels, Mark .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (12) :3486-3498