Wire Sizing Regulation Algorithm for VLSI Interconnect Timing Optimization

被引：0

作者：

Wang, Xin-Sheng ^{[1
]}

Han, Liang

Liu, Xing-Chun ^{[2
]}

Yu, Ming-Yan ^{[1
,2
]}

机构：

[1] Harbin Inst Technol, Sch Astronaut, Harbin 150001, Peoples R China

[2] Harbin Inst Technol, Dept Informat & Elect Engn, Harbin, Peoples R China

来源：

2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012) | 2012年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, we propose a Modified Active Set Algorithm (MASA) in optimal wire sizing problem for VLSI interconnect timing minimization Based on the Elmore delay model, the optimal wire sizing can be formulated as a convex quadratic program, which is known to be solvable in polynomial time and derive an optimal solution. The algorithm is very efficient for arbitrary interconnect structures under the distributed Elmore delay model. The effectiveness of the algorithm is proved by the runtime compared with Active Set Algorithm.

引用

页码：410 / 412

页数：3

共 50 条

[21] Theory and algorithm of local-refinement-based optimization with application to device and interconnect sizing
Cong, J
He, L
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1999, 18 (04) : 406 - 420
[22] Circuit design, transistor sizing and wire layout of FPGA interconnect
Betz, V
Rose, J
PROCEEDINGS OF THE IEEE 1999 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1999, : 171 - 174
[23] Wire length optimization of VLSI circuits using IWO algorithm and its hybrid
Nath, Subhrapratim
Sing, Jamuna Kanta
Sarkar, Subir Kumar
CIRCUIT WORLD, 2024, 50 (2/3) : 205 - 216
[24] A novel routing algorithm for GNR based interconnect considering area optimization, interconnect-reliability and timing issues
Das, Subrata
Das, Debesh Kumar
Pandit, Soumya
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2023, 116 (1-2) : 49 - 67
[25] A novel routing algorithm for GNR based interconnect considering area optimization, interconnect-reliability and timing issues
Subrata Das
Debesh Kumar Das
Soumya Pandit
Analog Integrated Circuits and Signal Processing, 2023, 116 : 49 - 67
[26] AN OPTIMIZATION ALGORITHM BASED ON GRID-GRAPHS FOR MINIMIZING INTERCONNECT DELAY IN VLSI LAYOUT DESIGN
Khalil-Hani, Mohamed
Shaikh-Husin, Nasir
MALAYSIAN JOURNAL OF COMPUTER SCIENCE, 2009, 22 (01) : 19 - 33
[27] On VLSI Statistical Timing Analysis and Optimization
Liu, Bao
2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 718 - 721
[28] Global interconnect analysis and optimization for nanometer scale VLSI
Jiang, Lele
Mao, Junfa
2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 1879 - +
[29] A game-theoretic framework for multimetric optimization of interconnect delay, power, and crosstalk noise during wire sizing
Hanchate, Narender
Ranganathan, Nagarajan
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2006, 11 (03) : 711 - 739
[30] Wire width planning for interconnect performance optimization
Cong, J
Pan, ZG
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2002, 21 (03) : 319 - 329

← 1 2 3 4 5 →