Wire Sizing Regulation Algorithm for VLSI Interconnect Timing Optimization

被引：0

作者：

Wang, Xin-Sheng ^{[1
]}

Han, Liang

Liu, Xing-Chun ^{[2
]}

Yu, Ming-Yan ^{[1
,2
]}

机构：

[1] Harbin Inst Technol, Sch Astronaut, Harbin 150001, Peoples R China

[2] Harbin Inst Technol, Dept Informat & Elect Engn, Harbin, Peoples R China

来源：

2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012) | 2012年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, we propose a Modified Active Set Algorithm (MASA) in optimal wire sizing problem for VLSI interconnect timing minimization Based on the Elmore delay model, the optimal wire sizing can be formulated as a convex quadratic program, which is known to be solvable in polynomial time and derive an optimal solution. The algorithm is very efficient for arbitrary interconnect structures under the distributed Elmore delay model. The effectiveness of the algorithm is proved by the runtime compared with Active Set Algorithm.

引用

页码：410 / 412

页数：3

共 50 条

[1] Timing optimization of interconnect by simultaneous net-ordering, wire sizing and spacing
Moiseev, Konstantin
Wimer, Shmuel
Kolodny, Avinoam
2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 329 - +
[2] A linear time algorithm for wire sizing with simultaneous optimization of interconnect delay and crosstalk noise
Hanchate, N
Ranganathan, N
19TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2005, : 283 - 290
[3] Wire sizing and spacing for lithographic printability and timing optimization
Cao, Ke
Hu, Jiang
Cheng, Mosong
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (12) : 1332 - 1340
[4] Thermal-driven interconnect optimization by simultaneous gate and wire sizing
Lin, Yi-Wei
Chang, Yao-Wen
2006 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PAPERS, 2006, : 151 - +
[5] Buffered Steiner tree construction with wire sizing for interconnect layout optimization
Okamoto, T
Cong, J
1996 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, 1996, : 44 - 49
[6] Crosstalk-driven interconnect optimization by simultaneous gate and wire sizing
Jiang, IHR
Chang, YW
Jou, JY
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2000, 19 (09) : 999 - 1010
[7] Wire-sizing for interconnect performance optimization considering high inductance effects
Ji, Xiaopeng
Ge, Long
Han, Xiaodong
Wang, Zhiquan
PROCEEDINGS OF 2008 IEEE INTERNATIONAL CONFERENCE ON NETWORKING, SENSING AND CONTROL, VOLS 1 AND 2, 2008, : 1114 - 1118
[8] Buffer insertion and simultaneous sizing timing optimization algorithm
Yin, Guoli
Lin, Zhenghui
High Technology Letters, 2006, 12 (03) : 267 - 271
[9] Optimum wire sizing of RLC interconnect with repeaters
El-Moursy, MA
Friedman, EG
INTEGRATION-THE VLSI JOURNAL, 2004, 38 (02) : 205 - 225
[10] Multiobjective optimization of VLSI interconnect parameters
Anand, MB
Shibata, H
Kakumu, M
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1998, 17 (12) : 1252 - 1261

← 1 2 3 4 5 →