GaN Nanotube FET With Embedded Gate for High Performance, Low Power Applications

被引:0
作者
Han, Ke [1 ]
Li, Jiawei [1 ]
Deng, Zhongliang [1 ]
Zhang, Yannan [1 ]
Long, Shanglin [1 ]
机构
[1] Beijing Univ Posts & Telecommun, Sch Elect Engn, Beijing 100876, Peoples R China
关键词
GaN; embedded gate; nanotube FET; subthreshold characteristic; NANOWIRE; TRANSISTOR;
D O I
10.1109/JEDS.2020.3012687
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
On the road of CMOS device continuously scaling, there are lots of challenges regarding the device structure and material engineering. GaN channel has recently been used in MOSFETs and achieved excellent performance. In this paper, we study a novel embedded gate GaN nanotube field effect transistor of 5 nm gate length with I-ON/I-OFF as high as 106, and subthreshold swing (SS) as small as 64 mV/dec using Sentaurus TCAD simulation. The device can effectively improve subthreshold characteristics due to the GaN channel and embedded gate design. Compared with Si nanotube FET and GaN nanowire FET, GaN embedded nanotube FET exhibits low SS and high I-ON/I-OFF at the same channel thickness. GaN embedded nanotube FET has also been determined to superior temperature adaptability and performs better in terms of threshold voltage and subthreshold characteristics compared to Si nanotube FET at the same temperature. In addition, we investigated the impact of different lengths and thicknesses of the embedded gate on the subthreshold characteristics. As the length and thickness of the embedded gate are increased, SS and I-ON/I-OFF are improved. This excellent electrical performance demonstrates the possibility of GaN as a channel material in MOSFETs and embedded gate as an effective design to improve subthreshold characteristics, opening a new way for continued device scaling.
引用
收藏
页码:925 / 929
页数:5
相关论文
共 19 条
[1]   A Dual-Material Gate Junctionless Transistor With High-k Spacer for Enhanced Analog Performance [J].
Baruah, Ratul K. ;
Paily, Roy P. .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (01) :123-128
[2]   High-temperature operation of AlGaN/GaN HEMTs direct-coupled FET logic (DCFL) integrated circuits [J].
Cai, Yong ;
Cheng, Zhiqun ;
Yang, Zhenchuan ;
Tang, Chak Wah ;
Lau, Kei May ;
Chen, Kevin J. .
IEEE ELECTRON DEVICE LETTERS, 2007, 28 (05) :328-331
[3]   GaN Nanowire n-MOSFET With 5 nm Channel Length for Applications in Digital Electronics [J].
Chowdhury, Nadim ;
Iannaccone, Giuseppe ;
Fiori, Gianluca ;
Antoniadis, Dimitri A. ;
Palacios, Tomas .
IEEE ELECTRON DEVICE LETTERS, 2017, 38 (07) :859-862
[4]   Superior Performance of 5-nm Gate Length GaN Nanowire nFET for Digital Logic Applications [J].
Chu, Yuanchen ;
Lu, Shang-Chun ;
Chowdhury, Nadim ;
Povolotskyi, Michael ;
Klimeck, Gerhard ;
Mohamed, Mohamed ;
Palacios, Tomas .
IEEE ELECTRON DEVICE LETTERS, 2019, 40 (06) :874-877
[5]   High performance silicon nanowire field effect transistors [J].
Cui, Y ;
Zhong, ZH ;
Wang, DL ;
Wang, WU ;
Lieber, CM .
NANO LETTERS, 2003, 3 (02) :149-152
[6]   Configurable Logic Gates Using Polarity-Controlled Silicon Nanowire Gate-All-Around FETs [J].
De Marchi, Michele ;
Zhang, Jian ;
Frache, Stefano ;
Sacchetto, Davide ;
Gaillardon, Pierre-Emmanuel ;
Leblebici, Yusuf ;
De Micheli, Giovanni .
IEEE ELECTRON DEVICE LETTERS, 2014, 35 (08) :880-882
[7]   A Simulation Study of Gate-All-Around Nanowire Transistor With a Core-Substrate [J].
Han, Ke ;
Zhang, Yannan ;
Deng, Zhongliang .
IEEE ACCESS, 2020, 8 :62181-62190
[8]   Gallium nitride nanowire nanodevices [J].
Huang, Y ;
Duan, XF ;
Cui, Y ;
Lieber, CM .
NANO LETTERS, 2002, 2 (02) :101-104
[9]   Extension and source/drain design for high-performance FinFET devices [J].
Kedzierski, J ;
Ieong, M ;
Nowak, E ;
Kanarsky, TS ;
Zhang, Y ;
Roy, R ;
Boyd, D ;
Fried, D ;
Wong, HSP .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (04) :952-958
[10]   Analysis of High-κ Spacer Asymmetric Underlap DG-MOSFET for SOC Application [J].
Koley, Kalyan ;
Dutta, Arka ;
Saha, Samar K. ;
Sarkar, Chandan K. .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (06) :1733-1738