Morphing Bus: A New Paradigm in Peripheral Interconnect Bus

被引:5
作者
Cui, Yanzhe [1 ]
Voyles, Richard M. [2 ]
Nawrocki, Robert A. [1 ]
Jiang, Guangying [1 ]
机构
[1] Univ Denver, Dept Elect & Comp Engn, Denver, CO 80208 USA
[2] Purdue Univ, Coll Technol, W Lafayette, IN 47907 USA
来源
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY | 2014年 / 4卷 / 02期
基金
美国国家科学基金会;
关键词
Bus interface circuitry; bus specification; field-programmable gate array (FPGA); peripheral interconnect;
D O I
10.1109/TCPMT.2013.2273663
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Modern digital peripheral interconnect buses are typically described as one of the two types, serial or parallel, based on whether or not the physical data channel(s) is (are) shared across the bits of a coherent data word. Conventional serial and parallel buses operate in a time-multiplexed mode, allowing access to only one peripheral device at a time. PCIexpress expanded this simple bifurcation by combining serial data channels with simultaneous access to multiple peripheral devices (or multiple regions of the same peripheral). Moving to that nontime-multiplexed mode opened a new dimension by which bus architectures could be classified. Under this taxonomy of serial versus parallel and time-multiplexed versus nontime multiplexed, our Morphing Bus presents a new paradigm that fills the parallel, nontime multiplexed interconnect niche. Furthermore, the Morphing Bus eliminates the notion of an intermediate data format and thereby obviates the need for bus interface circuitry. Instead of a common data format to which all the sensors and actuators are translated, the Morphing Bus transforms-or morphs-its signal lines to meet the needs of the connected sensors or actuators. For digital sensors and actuators, this morphing is achieved through a field-programmable gate array on the processor side of the bus. As programmable devices begin to incorporate analog signal paths, the Morphing Bus paves the way for integrating analog and digital signals into a single bus paradigm. The efficacy of the Morphing Bus is verified via implementation on a miniature robot and the bandwidth of the bus implementation is experimentally characterized. Its unique physical I/O stack in the form of a helical structure provides efficient cooling and power distribution for compact embedded systems in addition to the novel interconnect paradigm.
引用
收藏
页码:341 / 351
页数:11
相关论文
共 17 条
[1]   Multi-ported PCI-to-PCI bridge chip [J].
Annamalai, K .
WESCON/97 - CONFERENCE PROCEEDINGS, 1997, :426-433
[2]  
[Anonymous], 2012, 0 5 MM PITCH SMT BOA
[3]  
[Anonymous], 2008, UG210 V 1 5 1 ML405
[4]  
[Anonymous], 2013, PCB TRACE RESISTANCE
[5]  
[Anonymous], 1987, 1014 IEEE
[6]  
Axelson J., 1995, Embedded Ethernet and Internet complete : designing and program- ming small devices for networking
[7]  
Budruk D. A. R., 2004, PCI EXPRESS SYSTEM A
[8]   Morphing Bus: A rapid deployment computing architecture for high performance, resource-constrained robots [J].
D'Souza, Colin ;
Kim, Byung Hwa ;
Voyles, Richard .
PROCEEDINGS OF THE 2007 IEEE INTERNATIONAL CONFERENCE ON ROBOTICS AND AUTOMATION, VOLS 1-10, 2007, :311-316
[9]  
Lawrenz W., 1997, CAN System Engineering: From Theory to Practical Applications
[10]  
NXP Semiconductors, 2012, I2C BUS SPEC US MAN