An Adaptive Voltage Scaling Buck Converter with Preset Circuit

被引:2
作者
Luo Ping [1 ]
Wang Dongjun [1 ]
Peng Xuanlin [1 ]
机构
[1] Univ Elect Sci & Technol China, State Key Lab Elect Thin Films & Integrated Devic, Chengdu 610054, Sichuan, Peoples R China
基金
中国国家自然科学基金;
关键词
Adaptive voltage scaling (AVS); P-AVS; Coarse scaling loop; Fine scaling loop; PWM regulator; Fast response; EFFICIENT; SYSTEM;
D O I
10.1049/cje.2019.01.007
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An Adaptive voltage scaling (AVS) buck converter with Preset circuit (P-AVS), which can adaptively scale the output voltage fast, is presented. The voltage scaling loop in the proposed Pulse width modulation (PWM) buck with P-AVS is divided into coarse scaling loop and fine scaling loop, which can regulate the reference voltage adaptively according to load status. The coarse scaling loop can set quickly a coarse value of reference voltage according to the operation frequency of the load by a preset block, and the fine scaling loop is designed to scale voltage finely. The proposed P-AVS buck converter, with 3.3V input and 2MHz switching frequency, is fabricated in a 0.13 mu m standard CMOS process. The output voltage and the frequency of the load are designed from 0.7V to 1.5V and 30MHz to 120MHz respectively. Compared with a typical AVS buck, the proposed P-AVS converter can save 17 mu s scaling up from 0.7V to 1.1V.
引用
收藏
页码:229 / 236
页数:8
相关论文
共 21 条
[1]  
[Anonymous], 4 INT C INT POW SYST
[2]   Digital Controller for DVS-Enabled DC-DC Converter [J].
Barai, Mukti ;
Sengupta, Sabyasachi ;
Biswas, Jayanta .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2010, 25 (03) :557-573
[3]   Modeling and sizing for minimum energy operation in subthreshold circuits [J].
Calhoun, BH ;
Wang, A ;
Chandrakasan, A .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (09) :1778-1786
[4]  
Cho M, 2016, ISSCC DIG TECH PAP I, V59, P152, DOI 10.1109/ISSCC.2016.7417952
[5]  
Delagi Greg, 2010, 2010 IEEE International Solid-State Circuits Conference (ISSCC), P18, DOI 10.1109/ISSCC.2010.5434067
[6]   Variation-aware adaptive voltage scaling system [J].
Elgebaly, Mohamed ;
Sachdev, Manoj .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (05) :560-571
[7]   A 27% Active-Power-Reduced 40-nm CMOS Multimedia SoC With Adaptive Voltage Scaling Using Distributed Universal Delay Lines [J].
Ikenaga, Yoshifumi ;
Nomura, Masahiro ;
Suenaga, Shuji ;
Sonohara, Hideo ;
Horikoshi, Yoshitaka ;
Saito, Toshiyuki ;
Ohdaira, Yukio ;
Nishio, Yoichiro ;
Iwashita, Tomohiro ;
Satou, Miyuki ;
Nishida, Koji ;
Nose, Koichi ;
Noguchi, Koichiro ;
Hayashi, Yoshihiro ;
Mizuno, Masayuki .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (04) :832-840
[8]   Enhancing the Efficiency of Energy-Constrained DVFS Designs [J].
Kahng, Andrew B. ;
Kang, Seokhyeong ;
Kumar, Rakesh ;
Sartori, John .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (10) :1769-1782
[9]   A high-efficiency fully digital synchronous buck converter power delivery system based on a finite-state machine [J].
Kang, DW ;
Kim, YB ;
Doyle, JT .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2006, 14 (03) :229-240
[10]   Trading off prediction accuracy and power consumption for context-aware wearable computing [J].
Krause, A ;
Ihmig, M ;
Rankin, E ;
Leong, D ;
Gupta, S ;
Siewiorek, D ;
Smailagic, A ;
Deisher, M ;
Sengupta, U .
NINTH IEEE INTERNATIONAL SYMPOSIUM ON WEARABLE COMPUTERS, PROCEEDINGS, 2005, :20-26