Advanced DC-SF Cell Technology for 3-D NAND Flash

被引：14

作者：

Aritome, Seiichi ^{[1
,2
]}

Noh, Yoohyun ^{[1
]}

Yoo, Hyunseung ^{[1
]}

Choi, Eun Seok ^{[1
]}

Joo, Han Soo ^{[1
]}

Ahn, Youngsoo ^{[1
]}

Han, Byeongil ^{[1
]}

Chung, Sungjae ^{[1
]}

Shim, Keonsoo ^{[1
]}

Lee, Keunwoo ^{[1
]}

Kwak, Sanghyon ^{[1
]}

Shin, Sungchul ^{[1
]}

Choi, Iksoo ^{[1
]}

Nam, Sanghyuk ^{[1
]}

Cho, Gyuseog ^{[1
]}

Sheen, Dongsun ^{[1
]}

Pyi, Seungho ^{[1
]}

Choi, Jongmoo ^{[1
]}

Park, Sungkye ^{[1
]}

Kim, Jinwoong ^{[1
]}

Lee, Seokkiu ^{[1
]}

Hong, Sungjoo ^{[1
]}

Park, Sungwook ^{[1
]}

Kikkawa, Takamaro ^{[2
]}

机构：

[1] SK Hynix Inc, R&D Div, Ichon 467701, South Korea

[2] Hiroshima Univ, Res Inst Nanodevice & Bio Syst, Grad Sch Adv Sci Matter, Higashihiroshima 7398527, Japan

来源：

IEEE TRANSACTIONS ON ELECTRON DEVICES | 2013年 / 60卷 / 04期

关键词：

Floating gate; NAND Flash; nonvolatile memory; 3-D cell;

D O I：

10.1109/TED.2013.2247606

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Advanced dual control gate with surrounding floating gate (DC-SF) cell process and operation schemes are successfully developed for 3-D NAND flash memories. To improve performance and reliability of DC-SF cell, new metal control gate last (MCGL) process is developed. The MCGL process can realize a low resistive tungsten (W) metal wordline, a low damage on tunnel oxide/inter-poly dielectric (IPD), and a preferable floating gate (FG) shape. Also, new read and program operation schemes are developed. In the new read operation, the higher and lower Vpass-read are alternately applied to unselected control gates to compensate lowering FG potential to be a pass transistor. In the new program scheme, the optimized Vpass are applied to neighbor WL of selected WL to prevent program disturb and charge loss through IPD. Thus, by using the MCGL process and new read/program schemes, the high performance and reliability of the DC-SF cell can be realized for 3-D NAND flash memories.

引用

页码：1327 / 1333

页数：7

共 50 条

[31] Exploiting Binary Equilibrium for Efficient LDPC Decoding in 3D NAND Flash [J].

Hsu, Hsiang-Sen ;

Chang, Li-Pin .

2022 IEEE 28TH INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS (RTCSA 2022), 2022, :113-119

[32] Future Prospects of NAND Flash Memory Technology-The Evolution from Floating Gate to Charge Trapping to 3D Stacking [J].

Lu, Chih-Yuan .

JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2012, 12 (10) :7604-7618

[33] Mixed-Field Radiation of 3-D MLC Flash Memories for Space Applications [J].

Gonzales, Lorenzo ;

Danzeca, Salvatore ;

Fiore, Salvatore ;

Kramberger, Iztok .

IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2024, 71 (11) :2400-2408

[34] Evolution of NAND Flash Memory : from 2D to 3D as a storage market leader [J].

Kim, Hyunsuk ;

Ahn, Su-Jin ;

Shin, Yu Gyun ;

Lee, Kyupil ;

Jung, Eunseung .

2017 IEEE 9TH INTERNATIONAL MEMORY WORKSHOP (IMW), 2017, :7-10

[35] RBER-Aware Lifetime Prediction Scheme for 3D-TLC NAND Flash Memory [J].

Ma, Ruixiang ;

Wu, Fei ;

Zhang, Meng ;

Lu, Zhonghai ;

Wan, Jiguang ;

Xie, Changsheng .

IEEE ACCESS, 2019, 7 :44696-44708

[36] ADVANCED HOT-CARRIER INJECTION PROGRAMMING SCHEME FOR SUB 20NM NAND FLASH CELL AND BEYOND [J].

Ahn, Sang-Tae ;

Mun, Kyungsik ;

Lee, Keun Woo ;

Cho, Gyuseog ;

Park, Sung-Kye ;

Lee, Seokkiu ;

Hong, Sungjoo .

2012 4TH IEEE INTERNATIONAL MEMORY WORKSHOP (IMW), 2012,

[37] Depth Dependence of Neutron-Induced Errors in 3-D NAND Floating Gate Cells [J].

Gerardin, S. ;

Bagatin, M. ;

Paccagnella, A. ;

Beltrami, S. ;

Benvenuti, A. ;

Cazzaniga, C. .

IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2024, 71 (04) :508-514

[38] A physical model for long term data retention characteristics in 3D NAND flash memory [J].

Saikia, Rashmi ;

Mahapatra, Souvik .

SOLID-STATE ELECTRONICS, 2023, 199

[39] Depth Dependence of Threshold Voltage Shift in 3-D Flash Memories Exposed to X-Rays [J].

Bagatin, Marta ;

Gerardin, Simone ;

Paccagnella, Alessandro ;

Beltrami, Silvia .

IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2021, 68 (05) :659-664

[40] Enabling sub-blocks Erase management to boost the performance of 3D NAND flash memory [J].

Chen, Tseng-Yi ;

Chang, Yuan-Hao ;

Ho, Chien-Chung ;

Chen, Shuo-Han .

2016 ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2016,

← 1 2 3 4 5 →