Nonvolatile Memory With Extremely Low-Leakage Indium-Gallium-Zinc-Oxide Thin-Film Transistor

被引:76
作者
Inoue, Hiroki [1 ]
Matsuzaki, Takanori [1 ]
Nagatsuka, Shuhei [1 ]
Okazaki, Yutaka [1 ]
Sasaki, Toshinari [1 ]
Noda, Kousei [1 ]
Matsubayashi, Daisuke [1 ]
Ishizu, Takahiko [1 ]
Onuki, Tatsuya [1 ]
Isobe, Atsuo [1 ]
Shionoiri, Yutaka [1 ]
Kato, Kiyoshi [1 ]
Okuda, Takashi [1 ]
Koyama, Jun [1 ]
Yamazaki, Shunpei [1 ]
机构
[1] Semicond Energy Lab Co Ltd, TFT Circuit Design Div, Dev LSI Circuits & Memories, Atsugi, Kanagawa 2430036, Japan
关键词
Capacitor; complementary metal-oxide-semiconductor (CMOS); indium-gallium-zinc-oxide (IGZO); nonvolatile memory; oxide semiconductor; p-channel metal-oxide-semiconductor (PMOS); random access memory; thin-film transistor (TFT); HOMOLOGOUS COMPOUNDS; GA;
D O I
10.1109/JSSC.2012.2198969
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Emerging nonvolatile memory with an oxide-semiconductor-based thin-film transistor (TFT) using indium-gallium-zinc-oxide (IGZO) was developed. The memory is called nonvolatile oxide-semiconductor random access memory (NOSRAM). The memory cell of the NOSRAM (NOSRAM cell) consists of an IGZO TFT for data writing, a normal Si-based p-channel metal-oxide-semiconductor (PMOS) for data reading, and a cell capacitor for storing charge and controlling the PMOS gate voltage. The IGZO TFT and the cell capacitor are formed over the PMOS. Owing to extremely low-leakage-current characteristics of the IGZO TFT, the charge stored in the 2-fF cell capacitor is maintained for a long time. This long data retention realized innovative nonvolatile memory. The NOSRAM cell fabricated with the 0.8-mu m process technology demonstrated an ON/OFF ratio of 10(7) and an endurance over 10(12) write cycles. In addition, NOSRAM with a memory capacity of 1 Mb was fabricated; the cell size was 12.32 mu m(2) and the cell array size was 13.5 mm(2). The 1-Mb NOSRAM achieved basic operation at 4.5 V or less, write operation at 150 ns/page, read distribution of data "1" with 3 sigma = 0.10 V, and a data retention over 60 days at 85 degrees C.
引用
收藏
页码:2258 / 2265
页数:8
相关论文
共 12 条
[1]  
[Anonymous], 2010, P 2010 INT EL DEV M, DOI DOI 10.1109/IEDM.2010.5703392
[2]  
[Anonymous], P 3 IEEE INT MEM WOR, DOI DOI 10.1109/IMW.2011.5873242
[3]   4-Mb MOSFET-selected μtrench phase-change memory experimental chip [J].
Bedeschi, F ;
Bez, R ;
Boffino, C ;
Bonizzoni, E ;
Buda, EC ;
Casagrande, G ;
Costa, L ;
Ferraro, M ;
Gastaldi, RO ;
Khouri, S ;
Ottogalli, F ;
Pellizzer, F ;
Pirovano, A ;
Resta, C ;
Torelli, G ;
Tosi, M .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (07) :1557-1565
[4]   Evaluation of Off-State Current Characteristics of Transistor Using Oxide Semiconductor Material, Indium-Gallium-Zinc Oxide [J].
Kato, Kiyoshi ;
Shionoiri, Yutaka ;
Sekine, Yusuke ;
Furutani, Kazuma ;
Hatano, Takehisa ;
Aoki, Taro ;
Sasaki, Miyuki ;
Tomatsu, Hiroyuki ;
Koyama, Jun ;
Yamazaki, Sunpei .
JAPANESE JOURNAL OF APPLIED PHYSICS, 2012, 51 (02)
[5]   SYNTHESES AND SINGLE-CRYSTAL DATA OF HOMOLOGOUS COMPOUNDS, IN2O3(ZNO)(M) (M=3, 4, AND 5), INGAO3(ZNO)(3), AND GA2O3(ZNO)(M) (M=7, 8, 9, AND 16) IN THE IN2O3-ZNGA2O4-ZNO SYSTEM [J].
KIMIZUKA, N ;
ISOBE, M ;
NAKAMURA, M .
JOURNAL OF SOLID STATE CHEMISTRY, 1995, 116 (01) :170-178
[6]   Modulated structures of homologous compounds InMO3(ZnO)m (M = In, Ga; m = integer) described by four-dimensional superspace group [J].
Li, CF ;
Bando, Y ;
Nakamura, M ;
Onoda, M ;
Kimizuka, N .
JOURNAL OF SOLID STATE CHEMISTRY, 1998, 139 (02) :347-355
[7]   Enhanced write performance of a 64-Mb phase-change random access memory [J].
Oh, HR ;
Cho, BH ;
Cho, WY ;
Kang, S ;
Choi, BG ;
Kim, HJ ;
Kim, KS ;
Kim, DE ;
Kwak, CK ;
Byun, HG ;
Jeong, GT ;
Jeong, HS ;
Kim, K .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (01) :122-126
[8]  
Otsuka W., 2011, 2011 IEEE International Solid-State Circuits Conference (ISSCC 2011), P210, DOI 10.1109/ISSCC.2011.5746286
[9]   Success in Measurement the Lowest Off-state Current of Transistor in the World [J].
Sekine, Y. ;
Furutani, K. ;
Shionoiri, Y. ;
Kato, K. ;
Koyama, J. ;
Yamazaki, S. .
2011 INTERNATIONAL CONFERENCE ON SEMICONDUCTOR TECHNOLOGY FOR ULTRA LARGE SCALE INTEGRATED CIRCUITS AND THIN FILM TRANSISTORS (ULSIC VS. TFT), 2011, 37 (01) :77-88
[10]   Self-Aligned Top-Gate Coplanar In-Ga-Zn-O Thin-Film Transistors [J].
Wu, Cheng-Han ;
Hsieh, Hsing-Hung ;
Chien, Chih-Wei ;
Wu, Chung-Chih .
JOURNAL OF DISPLAY TECHNOLOGY, 2009, 5 (12) :515-519