Fast Floorplanning With Placement Constraints

被引:0
作者
Pinge, Shantesh [1 ]
Nain, Rajeev K. [1 ]
Chrzanowska-Jeske, Malgorzata [1 ]
机构
[1] Portland State Univ, Dept Elect & Comp Engn, Portland, OR 97207 USA
来源
2013 IEEE 4TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS AND SYSTEMS (LASCAS) | 2013年
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Today's deep sub-micron technology and large complex designs have elevated the need for floorplanning to handle placement constraints. We present a unified method to handle alignment and cluster constraints on sequence pair representation. It helps pruning infeasible solutions on sequence pair and significantly reduces the solution space, therefore speeding up the algorithm. We also present an implementation methodology for fast evaluation of these constraints. Experimental results on MCNC and GSRC benchmarks demonstrate that our approach is 4.6X faster on average, scalable with good packing as compared to other published approaches.
引用
收藏
页数:4
相关论文
共 50 条
  • [21] Floorplanning with abutment constraints based on corner block list
    Ma, YC
    Hong, XL
    Dong, SQ
    Cai, YC
    Cheng, CK
    Gu, J
    [J]. INTEGRATION-THE VLSI JOURNAL, 2001, 31 (01) : 65 - 77
  • [22] Fast multilevel floorplanning for large scale modules
    Hu, CC
    Chen, DS
    Wang, YW
    [J]. 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 5, PROCEEDINGS, 2004, : 205 - 208
  • [23] Floorplanning with Boundary Constraints by Using AE-TCG
    Li, YiMing
    Zhou, MingTian
    Li, Yi
    [J]. INTERNATIONAL CONFERENCE ON GRAPHIC AND IMAGE PROCESSING (ICGIP 2012), 2013, 8768
  • [24] FAST ALGORITHMS FOR THERMAL-AWARE FLOORPLANNING
    Wang, Lin
    [J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2014, 23 (07)
  • [25] Power supply noise aware floorplanning and decoupling capacitance placement
    Zhao, S
    Roy, K
    Koh, CK
    [J]. ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2002, : 489 - 495
  • [26] A SPECIAL PURPOSE COPROCESSOR SUPPORTING CELL PLACEMENT AND FLOORPLANNING ALGORITHMS
    KLING, RM
    BANERJEE, P
    [J]. PROCEEDINGS OF THE IEEE 1989 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1989, : 7 - 10
  • [27] Abstraction and optimization of consistent floorplanning with pillar block constraints
    Fu, N
    Nakatake, S
    Takashima, Y
    Kajitani, Y
    [J]. ASP-DAC 2004: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2004, : 19 - 24
  • [28] An advanced placement method for SoC floorplanning based on ACO algorithm
    Luo, Rong
    Sun, Peng
    [J]. 2007 50TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 2007, : 916 - 918
  • [29] A two-stage incremental floorplanning algorithm with boundary constraints
    Yang, Liu
    Dong, Sheqin
    Hong, Xianlong
    Ma, Yuchun
    [J]. 2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 792 - +
  • [30] Voltage-Island Partitioning and Floorplanning Under Timing Constraints
    Lee, Wan-Ping
    Liu, Hung-Yi
    Chang, Yao-Wen
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, 28 (05) : 690 - 702