共 50 条
- [22] Fast multilevel floorplanning for large scale modules [J]. 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 5, PROCEEDINGS, 2004, : 205 - 208
- [23] Floorplanning with Boundary Constraints by Using AE-TCG [J]. INTERNATIONAL CONFERENCE ON GRAPHIC AND IMAGE PROCESSING (ICGIP 2012), 2013, 8768
- [25] Power supply noise aware floorplanning and decoupling capacitance placement [J]. ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2002, : 489 - 495
- [26] A SPECIAL PURPOSE COPROCESSOR SUPPORTING CELL PLACEMENT AND FLOORPLANNING ALGORITHMS [J]. PROCEEDINGS OF THE IEEE 1989 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1989, : 7 - 10
- [27] Abstraction and optimization of consistent floorplanning with pillar block constraints [J]. ASP-DAC 2004: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2004, : 19 - 24
- [28] An advanced placement method for SoC floorplanning based on ACO algorithm [J]. 2007 50TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 2007, : 916 - 918
- [29] A two-stage incremental floorplanning algorithm with boundary constraints [J]. 2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 792 - +