Fast Floorplanning With Placement Constraints

被引:0
|
作者
Pinge, Shantesh [1 ]
Nain, Rajeev K. [1 ]
Chrzanowska-Jeske, Malgorzata [1 ]
机构
[1] Portland State Univ, Dept Elect & Comp Engn, Portland, OR 97207 USA
来源
2013 IEEE 4TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS AND SYSTEMS (LASCAS) | 2013年
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Today's deep sub-micron technology and large complex designs have elevated the need for floorplanning to handle placement constraints. We present a unified method to handle alignment and cluster constraints on sequence pair representation. It helps pruning infeasible solutions on sequence pair and significantly reduces the solution space, therefore speeding up the algorithm. We also present an implementation methodology for fast evaluation of these constraints. Experimental results on MCNC and GSRC benchmarks demonstrate that our approach is 4.6X faster on average, scalable with good packing as compared to other published approaches.
引用
收藏
页数:4
相关论文
共 50 条
  • [1] Fast Placement-Aware 3-D Floorplanning Using Vertical Constraints on Sequence Pairs
    Nain, Rajeev K.
    Chrzanowska-Jeske, Malgorzata
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (09) : 1667 - 1680
  • [2] Unification of partitioning, placement and floorplanning
    Adya, SN
    Chaturvedi, S
    Roy, JA
    Papa, DA
    Markov, IL
    ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2004, : 550 - 557
  • [3] HIERARCHICAL PLACEMENT AND FLOORPLANNING IN BEAR
    DAI, WWM
    ESCHERMANN, B
    KUH, ES
    PEDRAM, M
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1989, 8 (12) : 1335 - 1349
  • [4] Generic global placement and floorplanning
    Eisenmann, H
    Johannes, FM
    1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 1998, : 269 - 274
  • [5] Floorplanning with alignment and performance constraints
    Tang, XP
    Wong, DF
    39TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2002, 2002, : 848 - 853
  • [6] Learning placement order for constructive floorplanning
    Yao, Weiqiang
    Lin, Yibo
    Li, Lin
    INTEGRATION-THE VLSI JOURNAL, 2025, 100
  • [7] Optimal cell flipping in placement and floorplanning
    Sham, Chiu-wing
    Young, Evangeline F. Y.
    Chu, Chris
    43RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2006, 2006, : 1109 - +
  • [8] Placement and Floorplanning in Dynamically Reconfigurable FPGAs
    Montone, Alessio
    Santambrogio, Marco D.
    Sciuto, Donatella
    Memik, Seda Ogrenci
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2010, 3 (04)
  • [9] Incremental floorplanning algorithm with boundary constraints
    Yang, Liu
    Dong, Sheqin
    Hong, Xianlong
    Qinghua Daxue Xuebao/Journal of Tsinghua University, 2007, 47 (10): : 1685 - 1688
  • [10] Fast Substrate Noise Driven Floorplanning for Mixed-Signal Circuits Considering Symmetry Constraints
    Liu, Jiayi
    Dong, Sheqin
    Hong, Xianlong
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 2329 - 2332