Ultra-Low-Leakage Power-Rail ESD Clamp Circuit in a 65-nm CMOS Technology

被引：0
|
作者：
Altolaguirre, Federico A. [1 ]
Ker, Ming-Dou [1 ]
机构：
[1] Natl Chiao Tung Univ, Inst Elect, Hsinchu 30039, Taiwan
来源：
2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT) | 2013年
关键词：
PROTECTION DESIGN;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
The gate tunneling current impacts seriously on the power-rail ESD clamp circuit, causing a large leakage current through the MOS capacitor used in ESD detection. In this work, a novel technique is implemented to eliminate the gate leakage current through the MOS capacitor by using a couple of transistors to control the voltage drop across the RC delay in the ESD detection circuit. This circuit has been verified in a 65-nm CMOS technology, with a total leakage current of 165nA under 1V bias, at 25 degrees C, and a ESD robustness of 3kV HBM and 200V MM.
引用
收藏
页数：4
相关论文
共 50 条
  • [31] A Low-Leakage, Robust ESD Clamp with Thyristor Delay Element in 65 nm CMOS Technology
    Elghazali, Mahdi
    Sachdev, Manoj
    Opal, Ajoy
    2016 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2016, : 421 - 425
  • [32] Design of high-voltage-tolerant power-rail ESD clamp circuit in low-voltage CMOS processes
    Ker, Ming-Dou
    Wang, Chang-Tzu
    Tang, Tien-Hao
    Su, Kuan-Cbeng
    2007 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 45TH ANNUAL, 2007, : 594 - +
  • [33] Area-efficient Power-rail ESD Clamp Circuit with False-trigger Immunity in 28nm CMOS Process
    Shen, Zilong
    Wang, Yize
    Zhang, Xing
    Wang, Yuan
    6TH IEEE ELECTRON DEVICES TECHNOLOGY AND MANUFACTURING CONFERENCE (EDTM 2022), 2022, : 271 - 273
  • [34] Area-Saved and Low-Leakage Design of Power-Rail Clamp Circuit
    Ji, Mohan
    Wang, Yuan
    Lu, Guangyi
    Wang, Xinan
    2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 1336 - 1338
  • [35] Area-Efficient Power-Rail ESD Clamp Circuit With False-Trigger Immunity in 28nm CMOS Process
    Shen, Zilong
    Wang, Yize
    Zhang, Xing
    Wang, Yuan
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2022, 10 : 876 - 884
  • [36] An ESD Transient Clamp with 494 pA Leakage Current in GP 65 nm CMOS Technology
    Elghazali, Mandi
    Sachdev, Manoj
    Opal, Ajoy
    2018 19TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2018, : 214 - 220
  • [37] Design on the low-leakage diode string for using in the power-rail ESD clamp circuits in a 0.35-μm silicide CMOS process
    Ker, MD
    Lo, WY
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (04) : 601 - 611
  • [38] Low-Leakage Electrostatic Discharge Protection Circuit in 65-nm Fully-Silicided CMOS Technology
    Wang, Chang-Tzu
    Ker, Ming-Dou
    Tang, Tien-Hao
    Su, Kuan-Cheng
    2009 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2009, : 21 - +
  • [39] A Leakage-Compensated PLL in 65-nm CMOS Technology
    Hung, Chao-Ching
    Liu, Shen-Iuan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2009, 56 (07) : 525 - 529
  • [40] A Low Noise Amplifier Co-designed with ESD Protection Circuit in 65-nm CMOS
    Tsai, Ming-Hsien
    Hsu, Shawn S. H.
    Tan, Kevin K. W.
    2009 IEEE/MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM, VOLS 1-3, 2009, : 573 - +
12345