Ultra-Low-Leakage Power-Rail ESD Clamp Circuit in a 65-nm CMOS Technology

被引：0
|
作者：
Altolaguirre, Federico A. [1 ]
Ker, Ming-Dou [1 ]
机构：
[1] Natl Chiao Tung Univ, Inst Elect, Hsinchu 30039, Taiwan
来源：
2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT) | 2013年
关键词：
PROTECTION DESIGN;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
The gate tunneling current impacts seriously on the power-rail ESD clamp circuit, causing a large leakage current through the MOS capacitor used in ESD detection. In this work, a novel technique is implemented to eliminate the gate leakage current through the MOS capacitor by using a couple of transistors to control the voltage drop across the RC delay in the ESD detection circuit. This circuit has been verified in a 65-nm CMOS technology, with a total leakage current of 165nA under 1V bias, at 25 degrees C, and a ESD robustness of 3kV HBM and 200V MM.
引用
收藏
页数：4
相关论文
共 50 条
  • [1] Ultra-Low-Leakage Power-Rail ESD Clamp Circuit in a 65-nm CMOS Technology
    Altolaguirre, Federico A.
    Ker, Ming-Dou
    2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
  • [2] Low-Leakage Power-Rail ESD Clamp Circuit With Gated Current Mirror in a 65-nm CMOS Technology
    Aliolaguirre, Federico A.
    Keri, Ming-Dou
    2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 2638 - 2641
  • [3] Ultra-Low-Leakage Power-Rail ESD Clamp Circuit in Nanoscale Low-Voltage CMOS Process
    Chiu, Po-Yen
    Ker, Ming-Dou
    Tsai, Fu-Yi
    Chang, Yeong-Jar
    2009 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, VOLS 1 AND 2, 2009, : 750 - +
  • [4] New Low-Leakage Power-Rail ESD Clamp Circuit in a 65-nm Low-Voltage CMOS Process
    Ker, Ming-Dou
    Chiu, Po-Yen
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2011, 11 (03) : 474 - 483
  • [5] 2xVDD-Tolerant Power-Rail ESD Clamp Circuit With Low Standby Leakage in 65-nm CMOS Process
    Lin, Chun-Yu
    Ker, Ming-Dou
    2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 3417 - 3420
  • [6] On the Design of Power-Rail ESD Clamp Circuit with Consideration of Gate Leakage Current in 65-nm Low-Voltage CMOS Process
    Ker, Ming-Dou
    Chiu, Po-Yen
    Tsai, Fu-Yi
    Chang, Yeong-Jar
    ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 2281 - +
  • [7] Design of 2xVDD-Tolerant Power-Rail ESD Clamp Circuit With Consideration of Gate Leakage Current in 65-nm CMOS Technology
    Wang, Chang-Tzu
    Ker, Ming-Dou
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (06) : 1460 - 1465
  • [8] Resistor-Less Power-Rail ESD Clamp Circuit with Ultra-Low Leakage Current in 65nm CMOS Process
    Yeh, Chih-Ting
    Ker, Ming-Dou
    2013 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2013,
  • [9] Design of a novel static-triggered power-rail ESD clamp circuit in a 65-nm CMOS process
    Lu, Guangyi
    Wang, Yuan
    Zhang, Lizhong
    Cao, Jian
    Zhang, Xing
    SCIENCE CHINA-INFORMATION SCIENCES, 2016, 59 (12)
  • [10] Design of a novel static-triggered power-rail ESD clamp circuit in a 65-nm CMOS process
    Guangyi LU
    Yuan WANG
    Lizhong ZHANG
    Jian CAO
    Xing ZHANG
    Science China(Information Sciences), 2016, 59 (12) : 170 - 178
12345