Optimal Page Allocation Approach on The Hybrid DRAM/PCRAM Memory Architecture

被引:0
作者
Cheng, Wei-Kai [1 ]
Yang, Jhih-Kai [1 ]
机构
[1] Chung Yuan Christian Univ, Dept Informat & Comp Engn, Chungli, Taiwan
来源
2014 INTERNATIONAL SYMPOSIUM ON NEXT-GENERATION ELECTRONICS (ISNE) | 2014年
关键词
DRAM; PCRAM; NVM; page allocation;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Non-volatile memory has the advantages of non-volatility, circuit density and ignorable leakage power. However, it suffers from the bad write latency and poor write power consumption. In this paper, we propose a page allocation approach on the hybrid DRAM/PCRAM memory structure. By dividing a task into page segments, we can further taking the advantages of good leakage consumption of PCRAM and short write latency of DRAM. Experimental results show that our page-based approach performs better than the task-based approach in terms of both latency and power consumption.
引用
收藏
页数:2
相关论文
共 50 条
[41]   A HYBRID FUZZY AND NEURAL APPROACH WITH VIRTUAL EXPERTS AND PARTIAL CONSENSUS FOR DRAM PRICE FORECASTING [J].
Chen, Toly .
INTERNATIONAL JOURNAL OF INNOVATIVE COMPUTING INFORMATION AND CONTROL, 2012, 8 (1B) :583-597
[42]   A Study of Leveraging Memory Level Parallelism for DRAM System on Multi-Core/Many-Core Architecture [J].
Chen, Licheng ;
Huang, Yongbing ;
Bao, Yungang ;
Tan, Guangming ;
Cui, Zehan ;
Chen, Mingyu .
2013 12TH IEEE INTERNATIONAL CONFERENCE ON TRUST, SECURITY AND PRIVACY IN COMPUTING AND COMMUNICATIONS (TRUSTCOM 2013), 2013, :1206-1215
[43]   High-throughput PIM (Processing in-Memory) for DRAM using Bank-level Pipelined Architecture [J].
Lee, Hyunsoo ;
Lee, Hyundong ;
Shin, Minseung ;
Shin, Gyuri ;
Jeon, Sumin ;
Song, Taigon .
2023 20TH INTERNATIONAL SOC DESIGN CONFERENCE, ISOCC, 2023, :101-102
[44]   Low Overhead Software Wear Leveling for Hybrid PCM plus DRAM Main Memory on Embedded Systems [J].
Hu, Jingtong ;
Xie, Mimi ;
Pan, Chen ;
Xue, Chun Jason ;
Zhuge, Qingfeng ;
Sha, Edwin H-M. .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (04) :654-663
[45]   Challenges in Design, Data Placement, Migration and Power-Performance Trade-offs in DRAM-NVM-based Hybrid Memory Systems [J].
Rai, Sadhana ;
Talawar, Basavaraj .
IETE TECHNICAL REVIEW, 2023, 40 (04) :498-520
[46]   Energy-Aware Page Replacement for NVM-based Hybrid Main Memory System [J].
Zhang, Yiming ;
Zhan, Jinyu ;
Yang, Junhuan ;
Jiang, Wei ;
Li, Lin ;
Li, Yixin .
2017 IEEE 23RD INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS (RTCSA), 2017,
[47]   SRS-Mig: Selection and Run-time Scheduling of page Migration for improved response time in hybrid PCM-DRAM memories [J].
Aswathy, N. S. ;
Bhavanasi, SreeSiddhesh ;
Sarkar, Arnab ;
Kapoor, Hemangee K. .
PROCEEDINGS OF THE 32ND GREAT LAKES SYMPOSIUM ON VLSI 2022, GLSVLSI 2022, 2022, :217-222
[48]   Towards DRAM-Flash hybrid: Dual-speed low-voltage ferroelectric and charge memory [J].
Rajwade, Shantanu R. ;
Auluck, Kshitij ;
Jayant, Krishna ;
Kan, Edwin C. ;
Naoi, Taro A. ;
van Dover, R. B. .
2013 5TH IEEE INTERNATIONAL MEMORY WORKSHOP (IMW), 2013, :166-169
[49]   Vehicle data management with specific wear-levelling and fault tolerance for hybrid DRAM-NVM memory [J].
Zhan, Jinyu ;
Yang, Junhuan ;
Jiang, Wei ;
Sun, Yufang ;
Li, Yixin .
JOURNAL OF SYSTEMS ARCHITECTURE, 2019, 98 :259-270
[50]   Improving Power Efficiency of GPGPU's Global Memory by a Hybrid Memory Approach [J].
Chen, Kai ;
Yu, Zhibin ;
Xu, Chengzhong ;
Liu, Jin ;
Li, Xiaoke .
2014 4TH IEEE INTERNATIONAL CONFERENCE ON INFORMATION SCIENCE AND TECHNOLOGY (ICIST), 2014, :660-664