Optimal Page Allocation Approach on The Hybrid DRAM/PCRAM Memory Architecture

被引:0
作者
Cheng, Wei-Kai [1 ]
Yang, Jhih-Kai [1 ]
机构
[1] Chung Yuan Christian Univ, Dept Informat & Comp Engn, Chungli, Taiwan
来源
2014 INTERNATIONAL SYMPOSIUM ON NEXT-GENERATION ELECTRONICS (ISNE) | 2014年
关键词
DRAM; PCRAM; NVM; page allocation;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Non-volatile memory has the advantages of non-volatility, circuit density and ignorable leakage power. However, it suffers from the bad write latency and poor write power consumption. In this paper, we propose a page allocation approach on the hybrid DRAM/PCRAM memory structure. By dividing a task into page segments, we can further taking the advantages of good leakage consumption of PCRAM and short write latency of DRAM. Experimental results show that our page-based approach performs better than the task-based approach in terms of both latency and power consumption.
引用
收藏
页数:2
相关论文
共 50 条
[31]   PFHA: A Novel Page Migration Algorithm for Hybrid Memory Embedded Systems [J].
Niu, Na ;
Fu, Fangfa ;
Yang, Bing ;
Wang, Qiang ;
Li, Xinpeng ;
Lai, Fengchang ;
Wang, Jinxiang .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2021, 29 (10) :1685-1692
[32]   New three-dimensional memory array architecture for future ultrahigh-density DRAM [J].
Endoh, T ;
Shinmei, K ;
Sakuraba, H ;
Masuoka, F .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (04) :476-483
[33]   Newton: A DRAM-maker's Accelerator-in-Memory (AiM) Architecture for Machine Learning [J].
He, Mingxuan ;
Song, Choungki ;
Kim, Ilkon ;
Jeong, Chunseok ;
Kim, Seho ;
Park, Il ;
Thottethodi, Mithuna ;
Vijaykumar, T. N. .
2020 53RD ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 2020), 2020, :372-385
[34]   Retention-Aware Hybrid Main Memory (RAHMM): Big DRAM and Little SCM [J].
Jing, Weiliang ;
Yang, Kai ;
Lin, Yinyin ;
Lee, Beomseop ;
Yoon, Sangkyu ;
Ye, Yong ;
Du, Yuan ;
Chen, Bomy .
IEEE TRANSACTIONS ON COMPUTERS, 2017, 66 (05) :912-918
[35]   Energy-Efficient DRAM Selective Refresh Technique with Page Residence in a Memory Hierarchy of Hardware-Managed TLB [J].
Han, Miseon ;
Na, Yeoul ;
Jung, Dongha ;
Lee, Hokyoon ;
Wook Kim, Seon ;
Han, Youngsun .
IEICE TRANSACTIONS ON ELECTRONICS, 2018, E101C (03) :170-182
[36]   RHPM: Using Relative Hotness to Guide Page Migration for Hybrid Memory Systems [J].
Peng, Zhouxuan ;
Feng, Dan ;
Chen, Jianxi ;
Hu, Jing ;
Huang, Chuang .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2023, 42 (08) :2514-2526
[37]   PRO: A periodical reset optimized page migration scheme for hybrid memory system [J].
Niu, Na ;
Fu, Fangfa ;
Yang, Bing ;
Yuan, Jiacai ;
Lai, Fengchang ;
Zhao, Chengxin ;
Wang, Jinxiang .
JOURNAL OF SYSTEMS ARCHITECTURE, 2020, 111
[38]   A DRAM-based Near-Memory Architecture for Accelerated and Energy-Efficient Execution of Transformers [J].
Singh, Gian ;
Vrudhula, Sarma .
PROCEEDING OF THE GREAT LAKES SYMPOSIUM ON VLSI 2024, GLSVLSI 2024, 2024, :57-62
[39]   Concordant memory design: An integrated statistical design approach for multi-gigabit DRAM [J].
Akiyama, S ;
Sekiguchi, T ;
Kajigaya, K ;
Hanzawa, S ;
Takemura, R ;
Kawahara, T .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (01) :107-112
[40]   A 3-D CPU-FPGA-DRAM Hybrid Architecture for Low-Power Computation [J].
Chen, Xianmin ;
Jha, Niraj K. .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (05) :1649-1662