共 50 条
[33]
Newton: A DRAM-maker's Accelerator-in-Memory (AiM) Architecture for Machine Learning
[J].
2020 53RD ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 2020),
2020,
:372-385
[35]
Energy-Efficient DRAM Selective Refresh Technique with Page Residence in a Memory Hierarchy of Hardware-Managed TLB
[J].
IEICE TRANSACTIONS ON ELECTRONICS,
2018, E101C (03)
:170-182
[38]
A DRAM-based Near-Memory Architecture for Accelerated and Energy-Efficient Execution of Transformers
[J].
PROCEEDING OF THE GREAT LAKES SYMPOSIUM ON VLSI 2024, GLSVLSI 2024,
2024,
:57-62