Optimal Page Allocation Approach on The Hybrid DRAM/PCRAM Memory Architecture

被引:0
作者
Cheng, Wei-Kai [1 ]
Yang, Jhih-Kai [1 ]
机构
[1] Chung Yuan Christian Univ, Dept Informat & Comp Engn, Chungli, Taiwan
来源
2014 INTERNATIONAL SYMPOSIUM ON NEXT-GENERATION ELECTRONICS (ISNE) | 2014年
关键词
DRAM; PCRAM; NVM; page allocation;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Non-volatile memory has the advantages of non-volatility, circuit density and ignorable leakage power. However, it suffers from the bad write latency and poor write power consumption. In this paper, we propose a page allocation approach on the hybrid DRAM/PCRAM memory structure. By dividing a task into page segments, we can further taking the advantages of good leakage consumption of PCRAM and short write latency of DRAM. Experimental results show that our page-based approach performs better than the task-based approach in terms of both latency and power consumption.
引用
收藏
页数:2
相关论文
共 50 条
  • [21] PageSeer: Using Page Walks to Trigger Page Swaps in Hybrid Memory Systems
    Kokolis, Apostolos
    Skarlatos, Dimitrios
    Torrellas, Josep
    2019 25TH IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA), 2019, : 596 - 608
  • [22] Designing a Secure DRAM plus NVM Hybrid Memory Module
    Xu, Wang
    Koren, Israel
    CF '19 - PROCEEDINGS OF THE 16TH ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS, 2019, : 251 - 255
  • [23] Optimizated Allocation of Data Variables to PCM/DRAM-based Hybrid Main Memory for Real-Time Embedded Systems
    Wang, Zhu
    Gu, Zonghua
    Shao, Zili
    IEEE EMBEDDED SYSTEMS LETTERS, 2014, 6 (03) : 61 - 64
  • [24] A hybrid fuzzy and neural approach for DRAM price forecasting
    Chen, T.
    COMPUTERS IN INDUSTRY, 2011, 62 (02) : 196 - 204
  • [25] A Novel DRAM Architecture for Improved Bandwidth Utilization and Latency Reduction Using Dual-Page Operation
    Sudarshan, Chirag
    Steiner, Lukas
    Jung, Matthias
    Lappas, Jan
    Weis, Christian
    Wehn, Norbert
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2021, 68 (05) : 1615 - 1619
  • [26] Mini-Rank: A Power-Efficient DDRx DRAM Memory Architecture
    Fang, Kun
    Zheng, Hongzhong
    Lin, Jiang
    Zhang, Zhao
    Zhu, Zhichun
    IEEE TRANSACTIONS ON COMPUTERS, 2014, 63 (06) : 1500 - 1512
  • [27] Power Management of Hybrid DRAM/PRAM-Based Main Memory
    Park, Hyunsun
    Yoo, Sungjoo
    Lee, Sunggu
    PROCEEDINGS OF THE 48TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2011, : 59 - 64
  • [28] EXTREME: Exploiting Page Table for Reducing Refresh Power of 3D-Stacked DRAM Memory
    Shin, Ho Hyun
    Park, Young Min
    Choi, Duheon
    Kim, Byoung Jin
    Cho, Dae-Hyung
    Chung, Eui-Young
    IEEE TRANSACTIONS ON COMPUTERS, 2018, 67 (01) : 32 - 44
  • [29] Towards Memory-Efficient Allocation of CNNs on Processing-in-Memory Architecture
    Wang, Yi
    Chen, Weixuan
    Yang, Jing
    Li, Tao
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2018, 29 (06) : 1428 - 1441
  • [30] A Novel DRAM-Based Process-in-Memory Architecture and its Implementation for CNNs
    Sudarshan, Chirag
    Soliman, Taha
    De la Parra, Cecilia
    Weis, Christian
    Ecco, Leonardo
    Jung, Matthias
    Wehn, Norbert
    Guntoro, Andre
    2021 26TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2021, : 35 - 42