Coupling-Aware Length-Ratio-Matching Routing for Capacitor Arrays in Analog Integrated Circuits

被引:0
作者
Ho, Kuan-Hsien [1 ]
Ou, Hung-Chih [1 ]
Chang, Yao-Wen [1 ]
Tsao, Hui-Fang [1 ]
机构
[1] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 106, Taiwan
来源
2013 50TH ACM / EDAC / IEEE DESIGN AUTOMATION CONFERENCE (DAC) | 2013年
关键词
Physical Design; Routing; Analog ICs; BOARDS; PLACEMENT; TOOLS;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Capacitance-ratio mismatch in a switched-capacitor circuit could significantly degrade circuit performance. In the nanometer era, the parasitic effects and lengths of interconnects both have significant impacts on the capacitance ratio. This paper presents the first routing work for the problem of coupling-aware length-ratio-matching routing for capacitor arrays in analog integrated circuits. The router adopts a two-stage approach of topology generation followed by detailed routing to route unit capacitors such that the coupling-aware wire length ratio can match the desired capacitance ratio. Given a length ratio, in particular, the length-ratio-matching routing problem can be handled by transforming the problem into an easier classical wirelength minimization one. Experimental results show that our algorithm can solve the addressed problem with substantially smaller costs.
引用
收藏
页数:6
相关论文
共 16 条
  • [1] [Anonymous], P INT C COMP AID DES
  • [2] [Anonymous], MODERN VLSI DESIGN S
  • [3] [Anonymous], P IEEE INT C COMP AI
  • [4] Design solutions for the interconnection parasitic effects in deep sub-micron technologies
    Baldi, L
    Franzini, B
    Pandini, D
    Zafalon, R
    [J]. MICROELECTRONIC ENGINEERING, 2001, 55 (1-4) : 11 - 18
  • [5] KOAN ANAGRAM-II - NEW TOOLS FOR DEVICE-LEVEL ANALOG PLACEMENT AND ROUTING
    COHN, JM
    GARROD, DJ
    RUTENBAR, RA
    CARLEY, LR
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (03) : 330 - 342
  • [6] Lin CW, 2011, DES AUT CON, P528
  • [7] Obstacle-avoiding rectilinear Steiner tree construction based on spanning graphs
    Lin, Chung-Wei
    Chen, Szu-Yu
    Li, Chi-Feng
    Chang, Yao-Wen
    Yang, Chia-Lin
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (04) : 643 - 653
  • [8] Lin Paul P., 2007, Proceedings of the 2007 IEEE/ASME International Conference on Advanced Intelligent Mechatronics (AIM2007), P1
  • [9] Estimating routing congestion using probabilistic analysis
    Lou, JN
    Thakur, S
    Krishnamoorthy, S
    Sheng, HS
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2002, 21 (01) : 32 - 41
  • [10] CORNER STITCHING - A DATA-STRUCTURING TECHNIQUE FOR VLSI LAYOUT TOOLS
    OUSTERHOUT, JK
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1984, 3 (01) : 87 - 100