Analytical modeling of subthreshold characteristics of ion-implanted symmetric double gate junctionless field effect transistors

被引：22

作者：

Singh, Balraj ^{[1
]}

Gola, Deepti ^{[1
]}

Singh, Kunal ^{[1
]}

Goel, Ekta ^{[1
]}

Kumar, Sanjay ^{[1
]}

Jit, Satyabrata ^{[1
]}

机构：

[1] Indian Inst Technol BHU, Dept Elect Engn, Varanasi 221005, Uttar Pradesh, India

来源：

MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING | 2017年 / 58卷

关键词：

Junctionless FET; Double-gate; Gaussian-like doping; Short channel effects; Subthreshold current; Subthreshold swing; THRESHOLD VOLTAGE; MOSFETS;

D O I：

10.1016/j.mssp.2016.10.051

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper reports a 2D analytical model for the subthreshold current and subthreshold swing (SS) of ion-implanted Double-Gate Junctionless Field Effect Transistors (DG-JLFETs) with a vertical Gaussian-like doping profile. The effects of gate length, straggle parameter, oxide thickness, channel thickness, and peak doping concentration on subthreshold current and subthreshold swing have been demonstrated. The model results are validated with the simulation data obtained by 2-D TCAD ATLAS (TM) device simulator. Finally, the performance of a CMOS inverter using the DG-JLFET device has been investigated through ATLAS (TM) TCAD mixed mode circuit simulations.

引用

页码：82 / 88

页数：7

共 29 条

[1]

[Anonymous], 2013, ATLAS 2 D DEV SIM VE

[2] A Quasi-Two-Dimensional Threshold Voltage Model for Short-Channel Junctionless Double-Gate MOSFETs [J].

Chiang, Te-Kuang .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (09) :2284-2289

[3] Junctionless Nanowire Transistor (JNT): Properties and design guidelines [J].

Colinge, J. P. ;

Kranti, A. ;

Yan, R. ;

Lee, C. W. ;

Ferain, I. ;

Yu, R. ;

Akhavan, N. Dehdashti ;

Razavi, P. .

SOLID-STATE ELECTRONICS, 2011, 65-66 :33-37

[4]

Colinge JP, 2011, ENG MATER, P187, DOI 10.1007/978-3-642-15868-1_10

[5]

Colinge JP, 2010, NAT NANOTECHNOL, V5, P225, DOI [10.1038/nnano.2010.15, 10.1038/NNANO.2010.15]

[6]

Dasgupta A., 1988, IEEE T ELECTRON DEV, V35, P1987

[7] Simple Analytical Bulk Current Model for Long-Channel Double-Gate Junctionless Transistors [J].

Duarte, Juan P. ;

Choi, Sung-Jin ;

Moon, Dong-Il ;

Choi, Yang-Kyu .

IEEE ELECTRON DEVICE LETTERS, 2011, 32 (06) :704-706

[8] A Full-Range Drain Current Model for Double-Gate Junctionless Transistors [J].

Duarte, Juan Pablo ;

Choi, Sung-Jin ;

Choi, Yang-Kyu .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (12) :4219-4225

[9] Physical Model of the Junctionless UTB SOI-FET [J].

Gnani, Elena ;

Gnudi, Antonio ;

Reggiani, Susanna ;

Baccarani, Giorgio .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (04) :941-948

[10] Semianalytical Model of the Subthreshold Current in Short-Channel Junctionless Symmetric Double-Gate Field-Effect Transistors [J].

Gnudi, Antonio ;

Reggiani, Susanna ;

Gnani, Elena ;

Baccarani, Giorgio .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (04) :1342-1348

← 1 2 3 →