Hardware Implementation on the Weight Calculation of Iterative Algorithm for CT Image Reconstruction

被引:2
作者
Cao, Xixin [1 ]
Ma, Kaisheng [1 ]
Lian, Renchun [1 ]
Zhang, Qihui [2 ]
机构
[1] Peking Univ, Sch Software & Microelect, Beijing, Peoples R China
[2] Henan Univ, Sch Phys & Elect, Kaifeng, Henan, Peoples R China
关键词
Weight calculation; circular pixel model; segmentation method; simulation; FPGA;
D O I
10.4218/etrij.13.0212.0569
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The weight calculation in an iterative algorithm is the most computationally costly task in computed tomography image reconstruction. In this letter, a fast algorithm to speed up the weight calculation is proposed The classic square pixel rotation approximate calculation method for computing the weights in the iterative algorithm is first analyzed and then improved by replacing the square pixel model with a circular pixel model and the square rotation approximation with a segmentation method of a circular area. Software simulation and hardware implementation results' show that our proposed scheme can not only improve the definition of the reconstructed image but also accelerate the reconstruction.
引用
收藏
页码:931 / 934
页数:4
相关论文
共 50 条
  • [31] Super resolution reconstruction of μ-CT image of rock sample using neighbour embedding algorithm
    Wang, Yuzhu
    Rahman, Sheik S.
    Arns, Christoph H.
    PHYSICA A-STATISTICAL MECHANICS AND ITS APPLICATIONS, 2018, 493 : 177 - 188
  • [32] Hardware Implementation and Study of Inverse Algorithm in Finite Fields
    Bao Kejin
    Song Yonggang
    INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2006, 6 (9A): : 38 - 44
  • [33] Hardware implementation of block matching algorithm with FPGA technology
    Loukil, H
    Ghozzi, F
    Samet, A
    Ben Ayed, MA
    Masmoudi, N
    16TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2004, : 542 - 546
  • [34] Threefish-256 algorithm implementation on reconfigurable hardware
    Nieto-Ramirez, Nathaly
    Dario Nieto-Londono, Ruben
    REVISTA ITECKNE, 2014, 11 (02): : 149 - 156
  • [35] An Efficient Hardware Implementation of Canny Edge Detection Algorithm
    Sangeetha, D.
    Deepa, P.
    2016 29TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2016 15TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2016, : 457 - 462
  • [36] Architecture design and hardware implementation of AES encryption algorithm
    Wei, Hongling
    Li, Hongyan
    Chen, Mingying
    2020 5TH INTERNATIONAL CONFERENCE ON MECHANICAL, CONTROL AND COMPUTER ENGINEERING (ICMCCE 2020), 2020, : 1611 - 1614
  • [37] Hardware Implementation of the IDEA NXT Crypto-Algorithm
    Bozesan, Andreea
    Opritoiu, Flavius
    Vladutiu, Mircea
    2013 IEEE 19TH INTERNATIONAL SYMPOSIUM FOR DESIGN AND TECHNOLOGY IN ELECTRONIC PACKAGING (SIITME), 2013, : 35 - 38
  • [38] AES hardware implementation in FPGA for algorithm acceleration purpose
    Gielata, Artur
    Russek, Pawel
    Wiatr, Kazimierz
    ICSES 2008 INTERNATIONAL CONFERENCE ON SIGNALS AND ELECTRONIC SYSTEMS, CONFERENCE PROCEEDINGS, 2008, : 137 - 140
  • [39] Novel Benes Network Routing Algorithm and Hardware Implementation
    Nikolaidis, Dimitris
    Groumas, Panos
    Kouloumentas, Christos
    Avramopoulos, Hercules
    TECHNOLOGIES, 2022, 10 (01)
  • [40] A Hardware Architecture for Difference of Gaussian Calculation in Image Feature Extraction
    Bukhari, Syed Ali Asadullah
    Iqbal, Sohail
    PROCEEDINGS OF 2014 12TH INTERNATIONAL CONFERENCE ON FRONTIERS OF INFORMATION TECHNOLOGY, 2014, : 342 - 345