Hardware Implementation on the Weight Calculation of Iterative Algorithm for CT Image Reconstruction

被引:2
作者
Cao, Xixin [1 ]
Ma, Kaisheng [1 ]
Lian, Renchun [1 ]
Zhang, Qihui [2 ]
机构
[1] Peking Univ, Sch Software & Microelect, Beijing, Peoples R China
[2] Henan Univ, Sch Phys & Elect, Kaifeng, Henan, Peoples R China
关键词
Weight calculation; circular pixel model; segmentation method; simulation; FPGA;
D O I
10.4218/etrij.13.0212.0569
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The weight calculation in an iterative algorithm is the most computationally costly task in computed tomography image reconstruction. In this letter, a fast algorithm to speed up the weight calculation is proposed The classic square pixel rotation approximate calculation method for computing the weights in the iterative algorithm is first analyzed and then improved by replacing the square pixel model with a circular pixel model and the square rotation approximation with a segmentation method of a circular area. Software simulation and hardware implementation results' show that our proposed scheme can not only improve the definition of the reconstructed image but also accelerate the reconstruction.
引用
收藏
页码:931 / 934
页数:4
相关论文
共 50 条
  • [21] A Hardware Implementation of SOM Neural Network Algorithm
    Yi, Qian
    2018 INTERNATIONAL CONFERENCE ON SENSOR NETWORKS AND SIGNAL PROCESSING (SNSP 2018), 2018, : 508 - 511
  • [22] Hardware implementation of the MD5 algorithm
    Pamula, D.
    Ziebinski, A.
    IFAC WORKSHOP ON PROGRAMMABLE DEVICES AND EMBEDDED SYSTEMS (PDES 2009), PROCEEDINGS, 2009, : 45 - 50
  • [23] Hardware Implementation of FAST Algorithm for Mobile Applications
    Soberl, Domen
    Zimic, Nikolaj
    Leonardis, Ales
    Krivic, Jaka
    Moskon, Miha
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2015, 79 (03): : 247 - 256
  • [24] The hardware implementation of a genetic algorithm model with FPGA
    Tu, L
    Zhu, MC
    Wang, JX
    2002 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, 2002, : 374 - 377
  • [25] FPGA based hardware implementation of Bat Algorithm
    Ben Ameur, Mohamed Sadok
    Sakly, Anis
    APPLIED SOFT COMPUTING, 2017, 58 : 378 - 387
  • [26] FPGA as a Hardware Accelerator for Computation Intensive Maximum Likelihood Expectation Maximization Medical Image Reconstruction Algorithm
    Ravi, Mural
    Sewa, Angu
    Shashidhar, T. G.
    Sanagapati, Siva Sankara Sai
    IEEE ACCESS, 2019, 7 : 111727 - 111735
  • [27] An OpenCL Implementation of Pinhole Image Reconstruction
    Dimmock, Matthew R.
    Nikulin, Dmitri A.
    Gillam, John E.
    Nguyen, Chuong V.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2012, 59 (04) : 1738 - 1749
  • [28] Investigation of statistical iterative reconstruction for dedicated breast CT
    Makeev, Andrey
    Glick, Stephen J.
    MEDICAL PHYSICS, 2013, 40 (08)
  • [29] Hardware implementation of soft color image morphological operations
    Vardavoulia, MI
    Andreadis, I
    Tsalides, P
    OPTICAL ENGINEERING, 2002, 41 (07) : 1536 - 1545
  • [30] Quantitative Modelling of Image Processing Algorithms for Hardware Implementation
    Szydzik, Tomasz
    Callico, Gustavo M.
    Nunez, Antonio
    2015 CONFERENCE ON DESIGN OF CIRCUITS AND INTEGRATED SYSTEMS (DCIS), 2015,