Few-Layered MoS2 Field-Effect Transistors with a Vertical Channel of Sub-10 nm

被引:35
作者
Zou, Xiao [1 ]
Liu, Lu [2 ]
Xu, Jingping [2 ]
Wang, Hongjiu [1 ]
Tang, Wing-Man [3 ]
机构
[1] Jianghan Univ, Dept Electromachine Engn, Wuhan 430056, Peoples R China
[2] Huazhong Univ Sci & Technol, Sch Opt & Elect Informat, Wuhan 430074, Peoples R China
[3] Hong Kong Polytech Univ, Dept Appl Phys, Kowloon, Hong Kong, Peoples R China
基金
中国国家自然科学基金;
关键词
few-layered MoS2; vertical channel; short channel; field-effect transistors; drain-induced barrier-lowering; intrinsic delay time; subthreshold swing; PERFORMANCE; INTERFACE; IMPACT; MICA;
D O I
10.1021/acsami.0c09060
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
Few-layered molybdenum disulfide (MoS2) has demonstrated promising advantages for the integration of next-generation electronic devices. A vertical short-channel MoS2 transistor with a channel length of sub-10 nm can be realized using mica as the insulated mesa and MoS2 flake dry-transferred onto the mica as the channel. A near-perfect symmetrical and fully saturated output characteristic can be obtained for the positive or negative drain-source voltage. This result is attributed to an effective transformation of the drain-source electrode contact from Schottky contact to Ohmic contact via forming gas annealing. The vertical-channel MoS2 transistor with a channel length of 8.7 nm exhibits excellent electrical characteristics, for example, a negligible hysteresis voltage of 60 mV, an extraordinarily small subthreshold swing of 73 mV/dec, a considerably weakened drain-induced barrier-lowering effect (100 mV/V), and the first-reported intrinsic delay time of 2.85 ps. Moreover, a logic inverter can be realized using the two vertical-channel MoS2 transistors, with a high voltage gain of 33. Experimental results indicate that the developed method is a potential approach for fabricating MoS2 transistors with an ultrashort channel and high performance, and consequently, manufacturing MoS2-based integrated circuits.
引用
收藏
页码:32943 / 32950
页数:8
相关论文
共 34 条
[1]   Ambient effects on electrical characteristics of CVD-grown monolayer MoS2 field-effect transistors [J].
Ahn, Jae-Hyuk ;
Parkin, William M. ;
Naylor, Carl H. ;
Johnson, A. T. Charlie ;
Drndic, Marija .
SCIENTIFIC REPORTS, 2017, 7
[2]   Isolation and characterization of few-layer black phosphorus [J].
Castellanos-Gomez, Andres ;
Vicarelli, Leonardo ;
Prada, Elsa ;
Island, Joshua O. ;
Narasimha-Acharya, K. L. ;
Blanter, Sofya I. ;
Groenendijk, Dirk J. ;
Buscema, Michele ;
Steele, Gary A. ;
Alvarez, J. V. ;
Zandbergen, Henny W. ;
Palacios, J. J. ;
van der Zant, Herre S. J. .
2D MATERIALS, 2014, 1 (02)
[3]   Contact-Engineered Electrical Properties of MoS2 Field-Effect Transistors via Selectively Deposited Thiol-Molecules [J].
Cho, Kyungjune ;
Pak, Jinsu ;
Kim, Jae-Keun ;
Kang, Keehoon ;
Kim, Tae-Young ;
Shin, Jiwon ;
Choi, Barbara Yuri ;
Chung, Seungjun ;
Lee, Takhee .
ADVANCED MATERIALS, 2018, 30 (18)
[4]   MoS2 transistors with 1-nanometer gate lengths [J].
Desai, Sujay B. ;
Madhvapathy, Surabhi R. ;
Sachid, Angada B. ;
Llinas, Juan Pablo ;
Wang, Qingxiao ;
Ahn, Geun Ho ;
Pitner, Gregory ;
Kim, Moon J. ;
Bokor, Jeffrey ;
Hu, Chenming ;
Wong, H. -S. Philip ;
Javey, Ali .
SCIENCE, 2016, 354 (6308) :99-102
[5]   Improving Performances of In-Plane Transition-Metal Dichalcogenide Schottky Barrier Field-Effect Transistors [J].
Fan, Zhi-Qang ;
Jiang, Xiang-Wei ;
Chen, Jiezhi ;
Luo, Jun-Wei .
ACS APPLIED MATERIALS & INTERFACES, 2018, 10 (22) :19271-19277
[6]   Ohmic Contacts to 2D Semiconductors through van der Waals Bonding [J].
Farmanbar, Mojtaba ;
Brocks, Geert .
ADVANCED ELECTRONIC MATERIALS, 2016, 2 (04)
[7]   Controlling the Schottky barrier at MoS2/metal contacts by inserting a BN monolayer [J].
Farmanbar, Mojtaba ;
Brocks, Geert .
PHYSICAL REVIEW B, 2015, 91 (16)
[8]   Breakdown of High-Performance Monolayer MoS2 Transistors [J].
Lembke, Dominik ;
Kis, Andras .
ACS NANO, 2012, 6 (11) :10070-10075
[9]   Low sub-threshold swing realization with contacts of graphene/h-BN/MoS2 heterostructures in MoS2 transistors [J].
Li, Chao ;
Yan, Xiao ;
Bao, Wenzhong ;
Ding, Shijin ;
Zhang, David Wei ;
Zhou, Peng .
APPLIED PHYSICS LETTERS, 2017, 111 (19)
[10]   All-Inkjet-Printed Vertical Heterostructure for Wafer-Scale Electronics [J].
Lim, Dong Un ;
Choi, Seungbeom ;
Kim, Seongchan ;
Choi, Young Jin ;
Lee, Sungjoo ;
Kang, Moon Sung ;
Kim, Yong-Hoon ;
Cho, Jeong Ho .
ACS NANO, 2019, 13 (07) :8213-8221