A 2-8 GHz Wideband Dually Frequency-Tuned Ring-VCO With a Scalable KVCO

被引:16
作者
Yoo, Seyeon [1 ]
Kim, Jae Joon [1 ]
Choi, Jaehyouk [1 ]
机构
[1] Ulsan Natl Inst Sci & Technol, Ulsan, South Korea
关键词
Delay-cell; Digital-to-analog converter (DAC); latch; regulator; VCO;
D O I
10.1109/LMWC.2013.2280641
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A 2-8 GHZ wideband dual-tuned ring voltage-controlled oscillator (VCO) has been designed and fabricated in TSMC 65nm CMOS process. Using a 6-bit digital-to-analog converter (DAC) that provided the V-coarse, the entire frequency range was evenly divided into 64 sub-bands. Next, the oscillation frequency was finely tuned by V-fine to control the strength of the latches in the delay cell of the VCO. In addition, 4-bit latch bank was used in each delay cell to ensure that the K-VCO was scalable. The active silicon area was 0.038 mm(2) and the power consumption was 1.7 and 6.8 mW at 2 and 8 GHz, respectively.
引用
收藏
页码:602 / 604
页数:3
相关论文
共 7 条
[1]   A Two-Stage Ring Oscillator in 0.13-μm CMOS for UWB Impulse Radio [J].
Fahs, Bassem ;
Ali-Ahmad, Walid Y. ;
Gamand, Patrice .
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2009, 57 (05) :1074-1082
[2]   A 19 GHz Linear-Wide-Tuning-Range Quadrature Ring Oscillator in 130 nm CMOS for Non-Contact Vital Sign Radar Application [J].
Li, Changzhi ;
Lin, Jenshan .
IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2010, 20 (01) :34-36
[3]   A 6.0-13.5 GHz Alias-Locked Loop Frequency Synthesizer in 130 nm CMOS [J].
Liang, Jinghang ;
Zhou, Zhiyin ;
Han, Jie ;
Elliott, Duncan G. .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2013, 60 (01) :108-115
[4]  
Liu Hai Qi, 2009, IEEE TRANSACTIONS ON, V17, P571
[5]   A 2.4-GHz ring-oscillator-based CMOS frequency synthesizer with a fractional divider dual-PLL architecture [J].
Shu, ZN ;
Lee, KL ;
Leung, BH .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (03) :452-462
[6]  
Ta-Shun C., 2011, P IEEE INT C SOL STA, P294
[7]  
Wachi Y., 2008, P IEEE INT SOL STAT, V482, P3