Network-on-Chip Implementation of Midimew-Connected Mesh Network

被引:2
作者
Awal, Md Rabiul [1 ]
Rahman, M. M. Hafizur [1 ]
机构
[1] IIUM, KICT, Dept Comp Sci, Kuala Lumpur, Malaysia
来源
2013 INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING, APPLICATIONS AND TECHNOLOGIES (PDCAT) | 2013年
关键词
MMN; Interconnection Network; Network on Chip; System on Chip; Midimew;
D O I
10.1109/PDCAT.2013.48
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Architecture of interconnection network plays a significant role in the performance and energy consumption of Network-on-Chip (NoC) systems. In this paper we propose NoC implementation of Midimew-connected Mesh Network (MMN). MMN is a Minimal Distance Mesh with Wrap-around (Midimew) links network of multiple basic modules, in which the basic modules are 2D-mesh networks that are hierarchically interconnected for higher-level networks. For implementing all the links of level-3 MMN, minimum 4 layers are needed which is feasible with current and future VLSI technologies. With innovative combination of diagonal and hierarchical structure, MMN possesses several attractive features including constant node degree, small diameter, low cost, small average distance, and moderate bisection width than that of other conventional and hierarchical interconnection networks.
引用
收藏
页码:265 / 271
页数:7
相关论文
共 50 条
  • [41] An Approximate Bufferless Network-on-Chip
    Wang, Ling
    Wang, Xiaohang
    Wang, Yadong
    IEEE ACCESS, 2019, 7 : 141516 - 141532
  • [42] Hierarchically heterogeneous network-on-chip
    Ahonen, Tapani
    Nurmi, Jari
    EUROCON 2007: THE INTERNATIONAL CONFERENCE ON COMPUTER AS A TOOL, VOLS 1-6, 2007, : 1465 - 1471
  • [43] A Survey of Network-On-Chip Tools
    Ben Achballah, Ahmed
    Ben Saoud, Slim
    INTERNATIONAL JOURNAL OF ADVANCED COMPUTER SCIENCE AND APPLICATIONS, 2013, 4 (09) : 61 - 67
  • [44] Expansible Network-on-Chip Architecture
    Pedroso Pires, Ivan Luiz
    Zanata Alves, Marco Antonio
    Pessoa Albini, Luiz Carlos
    ADVANCES IN ELECTRICAL AND COMPUTER ENGINEERING, 2018, 18 (02) : 61 - 68
  • [45] Securing Network-on-Chip Using Incremental Cryptography
    Charles, Subodha
    Mishra, Prabhat
    2020 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2020), 2020, : 168 - 175
  • [46] HiWA: A Hierarchical Wireless Network-on-Chip Architecture
    Rezaei, Amin
    Safaei, Farshad
    Daneshtalab, Masoud
    Tenhunen, Hannu
    2014 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING & SIMULATION (HPCS), 2014, : 499 - 505
  • [47] Network-on-Chip Especially for Video Coding Applications Using Multi-layer Mesh Topology
    Messaoudi, Kamel
    Toumi, Salah
    Bourennane, El-Bay
    RECENT ADVANCES IN ELECTRICAL & ELECTRONIC ENGINEERING, 2019, 12 (03) : 247 - 256
  • [48] Prototyping of a Network-on-Chip on spartan 3E FPGA
    Thang, Huynh Viet
    Nam, Pham Ngoc
    2008 SECOND INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND ELECTRONICS, 2008, : 24 - +
  • [49] Reliability-aware application mapping onto mesh based Network-on-Chip
    Chatterjee, Navonil
    Mukherjee, Priyajit
    Chattopadhyay, Santanu
    INTEGRATION-THE VLSI JOURNAL, 2018, 62 : 92 - 113
  • [50] When reconfigurable architecture meets network-on-chip
    Soares, R
    Silva, IS
    Azevedo, A
    SBCCI2004:17TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2004, : 216 - 221