The Impact of BTI Variations on Timing in Digital Logic Circuits

被引:27
作者
Fang, Jianxin [1 ]
Sapatnekar, Sachin S. [1 ]
机构
[1] Univ Minnesota, Dept Elect & Comp Engn, Minneapolis, MN 55455 USA
基金
美国国家科学基金会;
关键词
Bias temperature instability (BTI); circuit reliability; process variation (PV); timing analysis; DEGRADATION; RELIABILITY; NBTI;
D O I
10.1109/TDMR.2013.2237910
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A new framework for analyzing the impact of bias temperature instability (BTI) variations on timing in large-scale digital logic circuits is proposed in this paper. This approach incorporates both the reaction-diffusion model and the charge-trapping model for BTI and embeds these into a temporal statistical static timing analysis framework capturing process variations and path correlations. Experimental results on 32-, 22-, and 16-nm technology models, which were verified through Monte Carlo simulation, confirm that the proposed approach is fast, accurate, and scalable and indicate that BTI variations make a significant contribution to circuit-level timing variations.
引用
收藏
页码:277 / 286
页数:10
相关论文
共 31 条
[11]   A Two-Stage Model for Negative Bias Temperature Instability [J].
Grasser, T. ;
Kaczer, B. ;
Goes, W. ;
Aichinger, Th. ;
Hehenberger, Ph. ;
Nelhiebel, M. .
2009 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, VOLS 1 AND 2, 2009, :33-+
[12]   Atomistic approach to variability of bias-temperature instability in circuit simulations [J].
Kaczer, B. ;
Mahato, S. ;
Camargo, V. Valduga de Almeida ;
Toledano-Luque, M. ;
Roussel, Ph. J. ;
Grasser, T. ;
Catthoor, F. ;
Dobrovolny, P. ;
Zuber, P. ;
Wirth, G. ;
Groeseneken, G. .
2011 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2011,
[13]   Origin of NBTI Variability in Deeply Scaled pFETs [J].
Kaczer, B. ;
Grasser, T. ;
Roussel, Ph. J. ;
Franco, J. ;
Degraeve, R. ;
Ragnarsson, L. -A. ;
Simoen, E. ;
Groeseneken, G. ;
Reisinger, H. .
2010 INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2010, :26-32
[14]   Estimation of statistical variation in temporal NBTI degradation and its impact on lifetime circuit performance [J].
Kang, Kunhyuk ;
Park, Sang Phill ;
Roy, Kaushik ;
Alam, Muhammad A. .
IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2007, :730-734
[15]   A Finite-Oxide Thickness-Based Analytical Model for Negative Bias Temperature Instability [J].
Kumar, Sanjay V. ;
Kim, Chris H. ;
Sapatnekar, Sachin S. .
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2009, 9 (04) :537-556
[16]  
Lu YH, 2009, DES AUT CON, P514
[17]  
Mahapatra S, 2011, 2011 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS)
[18]  
Mathews G., 2008, PURSUITS HAPPINESS W, P1
[19]  
Nassif S., 2000, Proc. ISSCC, P368
[20]   Impact of NBTI on the temporal performance degradation of digital circuits [J].
Paul, BC ;
Kang, K ;
Kufluoglu, H ;
Alam, MA ;
Roy, K .
IEEE ELECTRON DEVICE LETTERS, 2005, 26 (08) :560-562