Impact of BOX scaling on 30 nm gate length FD SOI MOSFETs

被引:25
作者
Fujiwara, M [1 ]
Morooka, T [1 ]
Yasutake, N [1 ]
Ohuchi, K [1 ]
Aoki, N [1 ]
Tanimoto, H [1 ]
Kondo, M [1 ]
Miyano, K [1 ]
Inaba, S [1 ]
Ishimaru, K [1 ]
Ishiuchi, H [1 ]
机构
[1] Toshiba Co Ltd, SoC Res & Dev Ctr, Isogo Ku, Yokohama, Kanagawa 2358522, Japan
来源
2005 IEEE International SOI Conference, Proceedings | 2005年
关键词
D O I
10.1109/SOI.2005.1563581
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:180 / 182
页数:3
相关论文
共 3 条
[1]  
NUMATA T, 2004, IEEE T ELECTRON DEV, P2161
[2]  
OHTOU T, 2004, EXT ABS SSDM, P502
[3]   Silicon on thin BOX: A new paradigm of the CMOSFET for low-power and high-performance application featuring wide-range back-bias control [J].
Tsuchiya, R ;
Horiuchi, M ;
Kimura, S ;
Yamaoka, M ;
Kawahara, I ;
Maegawa, S ;
Ipposhi, T ;
Ohji, Y ;
Matsuoka, H .
IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, :631-634