Reversible computing

被引:45
作者
De Vos, A [1 ]
机构
[1] Univ Ghent, Imec vzw, Vakgrp Elekt Informatiesyst, B-9000 Ghent, Belgium
关键词
D O I
10.1016/S0079-6727(99)00002-6
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In the present paper, we give a design methodology for reversible logic circuits. The implementation is based on complementary MOS (metal-oxide-semiconductor) transistor technology. Any Boolean function can be built from a 24-transistor building block. It follows that any combinatorial computer can thus be designed. The resulting digital computer is able to calculate in both directions, such that input and output are indistinguishable. Such reversible MOS circuits we call r-MOS systems. Because such systems have neither specific power lines nor clock lines, they are particularly suited for studying the fundamentals of digital computation. Endoreversible thermodynamics allow us to compare them to Carnot engines. (C) 1999 Elsevier Science Ltd. All rights reserved.
引用
收藏
页码:1 / 49
页数:49
相关论文
共 62 条
[1]   Circuit techniques for CMOS low-power high-performance multipliers [J].
AbuKhater, IS ;
Bellaouar, A ;
Elmasry, MI .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (10) :1535-1546
[2]  
[Anonymous], 1996, SPICE
[3]  
[Anonymous], IBM J RES DEV
[4]  
ANTOGNETTI P, 1988, SEMICONDUCTOR DEVICE
[5]  
Athas W. C., 1994, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V2, P398, DOI 10.1109/92.335009
[6]   A low-power microprocessor based on resonant energy [J].
Athas, WC ;
Tzartzanis, N ;
Svensson, LJ ;
Peterson, L .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (11) :1693-1701
[7]   THE FUNDAMENTAL PHYSICAL LIMITS OF COMPUTATION [J].
BENNETT, CH ;
LANDAUER, R .
SCIENTIFIC AMERICAN, 1985, 253 (01) :48-56
[8]   LOGICAL REVERSIBILITY OF COMPUTATION [J].
BENNETT, CH .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1973, 17 (06) :525-532
[9]   LOW-POWER CMOS DIGITAL DESIGN [J].
CHANDRAKASAN, AP ;
SHENG, S ;
BRODERSEN, RW .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (04) :473-484
[10]   Back-gate forward bias method for low-voltage CMOS digital circuits [J].
Chen, MJ ;
Ho, JS ;
Huang, TH ;
Yang, CH ;
Jou, YN ;
Wu, T .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1996, 43 (06) :904-910