PCNNA: A Photonic Convolutional Neural Network Accelerator

被引:0
|
作者
Mehrabian, Armin [1 ]
Al-Kabani, Yousra [1 ]
Sorger, Volker J. [1 ]
El-Gbazawi, Tarek [1 ]
机构
[1] George Washington Univ, Dept Elect & Comp Engn, Washington, DC 20052 USA
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Convolutional Neural Networks (CNN) have been the centerpiece of many applications including but not limited to computer vision, speech processing, and Natural Language Processing (NLP). However, the computationally expensive convolution operations impose many challenges to the performance and scalability of CNNs. In parallel, photonic systems, which are traditionally employed for data communication, have enjoyed recent popularity for data processing due to their high bandwidth, low power consumption, and reconfigurability. Here we propose a Photonic Convolutional Neural Network Accelerator (PCNNA) as a proof of concept design to speedup the convolution operation for CNNs. Our design is based on the recently introduced silicon photonic microring weight banks, which use broadcast-and-weight protocol to perform Multiply And Accumulate (MAC) operation and move data through layers of a neural network. Here, we aim to exploit the synergy between the inherent parallelism of photonics in the form of Wavelength Division Multiplexing (WDM) and sparsity of connections between input feature maps and kernels in CNNs. While our full system design offers up to more than 3 orders of magnitude speedup in execution time, its optical core potentially offer more than 5 order of magnitude speedup compared to state-of-the-art electronic counterparts.
引用
收藏
页码:169 / 173
页数:5
相关论文
共 50 条
  • [41] An Approximate Fault-Tolerance Design for a Convolutional Neural Network Accelerator
    Wei, Wenda
    Wang, Chenyang
    Zheng, Xinyang
    Yue, Hengshan
    IT PROFESSIONAL, 2023, 25 (04) : 85 - 90
  • [42] An FPGA-based Accelerator Platform Implements for Convolutional Neural Network
    Meng, Xiao
    Yu, Lixin
    Qin, Zhiyong
    2019 THE 3RD INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPILATION, COMPUTING AND COMMUNICATIONS (HP3C 2019), 2019, : 25 - 28
  • [43] FPGA Accelerator for Homomorphic Encrypted Sparse Convolutional Neural Network Inference
    Yang, Yang
    Kuppannagari, Sanmukh R.
    Kannan, Rajgopal
    Prasanna, Viktor K.
    2022 IEEE 30TH INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2022), 2022, : 81 - 89
  • [44] SGCNAX: A Scalable Graph Convolutional Neural Network Accelerator With Workload Balancing
    Li, Jiajun
    Zheng, Hao
    Wang, Ke
    Louri, Ahmed
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2022, 33 (11) : 2834 - 2845
  • [45] HBUCNNA: Hybrid Binary-Unary Convolutional Neural Network Accelerator
    Faraji, S. Rasoul
    Abillama, Pierre
    Singh, Gaurav
    Bazargan, Kia
    2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
  • [46] GCNTrain: A Unified and Efficient Accelerator for Graph Convolutional Neural Network Training
    Lu, Heng
    Song, Zhuoran
    Li, Xing
    Jing, Naifeng
    Liang, Xiaoyao
    2022 IEEE 40TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD 2022), 2022, : 730 - 737
  • [47] A Sparsity-Aware Convolutional Neural Network Accelerator with Flexible Parallelism
    Yuan H.-Y.
    Zeng Z.-Y.
    Cheng J.-P.
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2022, 50 (08): : 1811 - 1818
  • [48] Optimizing Convolutional Neural Network Accelerator on Low-Cost FPGA
    Truong Quang Vinh
    Dinh Viet Hai
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2021, 30 (11)
  • [49] End-to-End Hardware Accelerator for Deep Convolutional Neural Network
    Chang, Tian-Sheuan
    2018 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2018,
  • [50] Design of High Performance Convolutional Neural Network Accelerator for Embedded FPGA
    Zeng C.
    Liu Q.
    Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2019, 31 (09): : 1645 - 1652