Bias-Voltage-Dependent Subcircuit Model for Millimeter-Wave CMOS Circuit

被引:7
作者
Katayama, Kosuke [1 ]
Motoyoshi, Mizuki [1 ]
Takano, Kyoya [1 ]
Fujimoto, Ryuichi [2 ]
Fujishima, Minoru [1 ]
机构
[1] Hiroshima Univ, Grad Sch Adv Sci Matter, Higashihiroshima 7398530, Japan
[2] Semicond Co, Toshiba Corp, Kawasaki, Kanagawa 2128520, Japan
关键词
parameter extraction; MOSFET modeling; millimeter wave; DESIGN; GHZ;
D O I
10.1587/transele.E95.C.1077
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we propose a new method for the bias-dependent parameter extraction of a MOSFET, which covers DC to over 100 GHz. The DC MOSFET model provided by the chip foundry is assumed to be correct, and the core DC characteristics are designed to be asymptotically recovered at low frequencies. This is carried out by representing the corrections required at high frequencies using a bias-dependent Y matrix, assuming that a parasitic nonlinear two-port matrix (Y-wrapper) is connected in parallel with the core MOSFET. The Y-wrapper. can also handle the nonreciprocity of the parasitic components, that is, the asymmetry of the Y matrix. The reliability of the Y-wrapper model is confirmed through the simulation and measurement of a one-stage common-source amplifier operating at several bias points. This paper will not discuss about non-linearity.
引用
收藏
页码:1077 / 1085
页数:9
相关论文
共 6 条
[1]   Millimeter-wave CMOS design [J].
Doan, CH ;
Emami, S ;
Niknejad, AM ;
Brodersen, RW .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (01) :144-155
[2]   Device Modeling Techniques for High-Frequency Circuits Design Using Bond-Based Design at over 100 GHz [J].
Fujimoto, Ryuichi ;
Takano, Kyoya ;
Motoyoshi, Mizuki ;
Yodprasit, Uroschanit ;
Fujishima, Minoru .
IEICE TRANSACTIONS ON ELECTRONICS, 2011, E94C (04) :589-597
[3]   Millimeter-wave devices and circuit blocks up to 104 GHz in 90 nm CMOS [J].
Heydari, Babak ;
Bohsali, Mounir ;
Adabi, Ehsan ;
Niknejad, Ali M. .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (12) :2893-2903
[4]   Accurate small-signal modeling of FD-SOI MOSFETs [J].
Kim, GC ;
Shimizu, Y ;
Murakami, B ;
Goto, M ;
Ueda, K ;
Kihara, T ;
Matsuoka, T ;
Taniguchi, K .
IEICE TRANSACTIONS ON ELECTRONICS, 2006, E89C (04) :517-519
[5]  
Pengg F.X., 2002, IEEE MTT S, VI, P271
[6]  
Yang M. T., 2003, IEEE RFIC, P269