Design of 2T XOR Gate Based Full Adder Using GDI Technique

被引：0

作者：

Kumar, Korra Ravi ^{[1
]}

Reddy, P. Mahipal ^{[1
]}

Sadanandam, M. ^{[1
]}

Kumar, Santhosh A. ^{[1
]}

Raju, M. ^{[1
]}

机构：

[1] Sree Chaitanya Coll Engn, Karimnagar, Telangana, India

来源：

2017 INTERNATIONAL CONFERENCE ON INNOVATIVE MECHANISMS FOR INDUSTRY APPLICATIONS (ICIMIA) | 2017年

关键词：

GDI; CMOS; XOR; XILINX; ARTIX7; BASYS3; PASS-TRANSISTOR LOGIC; CMOS; EXPRESSIONS; DELAY;

D O I：

暂无

中图分类号：

T [工业技术];

学科分类号：

08 ;

摘要：

Full Adder is one of the fastest adder used in the complex data processing to perform fast arithmetic operations. The main aim of this paper is a design of 2T XOR gate based full adder using GDI technique. 2T XOR gate is an absolutely necessary primitive in the design of full adder. Intension behind a novel method of 2T XOR gate based Full adder design is to reduce power improve the speed with an optimized area by means of transistor count. GDI approach tend to provide the optimized conditions, the novel method is then applied to Full adder design. The entire work is carried out in the 180nm technology of LTspice tool is used for time delay, Xilinx 14.7 ISE, Basys3 Artix7 device is used for power analysis. The resulting analysis shows that the proposed method is better than conventional CMOS.

引用

页码：10 / 13

页数：4

共 50 条

[31] Low Power 1-Bit Full Adder Using Full-Swing Gate Diffusion Input Technique
Al Badry, Omnia
Abdelghany, M. A.
PROCEEDINGS OF 2018 INTERNATIONAL CONFERENCE ON INNOVATIVE TRENDS IN COMPUTER ENGINEERING (ITCE' 2018), 2018, : 205 - 208
[32] Design of High Speed Error Tolerant Adder Using Gate Diffusion Input Technique
S. Geetha
P. Amritvalli
Journal of Electronic Testing, 2019, 35 : 383 - 400
[33] Efficient Design of Full Adder and Subtractor using 5-input Majority gate in QCA
Jaiswal, Ramanand
Sasamal, Trailokya Nath
2017 TENTH INTERNATIONAL CONFERENCE ON CONTEMPORARY COMPUTING (IC3), 2017, : 301 - 306
[34] Design of High Speed Error Tolerant Adder Using Gate Diffusion Input Technique
Geetha, S.
Amritvalli, P.
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2019, 35 (03): : 383 - 400
[35] Performance Study of 12-CNTFET and GDI CNTFET based Full Adder in HSPICE
Ahmad, Habib Muhammad Nazir
Islam, Mohammad Shafquatul
Jameel, Kazi Muhammad
Ochi, Arman Riaz
Hafiz, Rakibul
2014 INTERNATIONAL CONFERENCE ON ADVANCES IN ENGINEERING AND TECHNOLOGY RESEARCH (ICAETR), 2014,
[36] DESIGN OF AREA & POWER EFFICIENT MGDI FULL ADDER USING POWER GATING TECHNIQUE
Subramaniyam, Dhanasekar
Mathiyazhagan, Deepika
Nallusamy, Thiyagarajan
SURANAREE JOURNAL OF SCIENCE AND TECHNOLOGY, 2024, 31 (04):
[37] Modified Gate Diffusion Input Technique: A New Technique for Enhancing Performance in Full Adder Circuits
Uma, R.
Dhavachelvan, P.
2ND INTERNATIONAL CONFERENCE ON COMMUNICATION, COMPUTING & SECURITY [ICCCS-2012], 2012, 1 : 74 - 81
[38] Design of an Energy Efficient, High Speed, Low Power Full Subtractor Using GDI Technique
Dhar, Krishnendu
Chatterjee, Aanan
Chatterjee, Sayan
2014 IEEE STUDENTS' TECHNOLOGY SYMPOSIUM (IEEE TECHSYM), 2014, : 199 - 204
[39] A scalable high-speed hybrid 1-bit full adder design using XOR-XNOR module
Hasan, Mehedi
Islam, Sharnali
Hossain, Mainul
Zaman, Hasan U.
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2021, 49 (11) : 3597 - 3606
[40] Low Power Full Adder Using 8T Structure
Bazzazi, Amin
Mahini, Alireza
Jelini, Jelveh
INTERNATIONAL MULTICONFERENCE OF ENGINEERS AND COMPUTER SCIENTIST, IMECS 2012, VOL II, 2012, : 1190 - 1194

← 1 2 3 4 5 →