Design of 2T XOR Gate Based Full Adder Using GDI Technique

被引：0

作者：

Kumar, Korra Ravi ^{[1
]}

Reddy, P. Mahipal ^{[1
]}

Sadanandam, M. ^{[1
]}

Kumar, Santhosh A. ^{[1
]}

Raju, M. ^{[1
]}

机构：

[1] Sree Chaitanya Coll Engn, Karimnagar, Telangana, India

来源：

2017 INTERNATIONAL CONFERENCE ON INNOVATIVE MECHANISMS FOR INDUSTRY APPLICATIONS (ICIMIA) | 2017年

关键词：

GDI; CMOS; XOR; XILINX; ARTIX7; BASYS3; PASS-TRANSISTOR LOGIC; CMOS; EXPRESSIONS; DELAY;

D O I：

暂无

中图分类号：

T [工业技术];

学科分类号：

08 ;

摘要：

Full Adder is one of the fastest adder used in the complex data processing to perform fast arithmetic operations. The main aim of this paper is a design of 2T XOR gate based full adder using GDI technique. 2T XOR gate is an absolutely necessary primitive in the design of full adder. Intension behind a novel method of 2T XOR gate based Full adder design is to reduce power improve the speed with an optimized area by means of transistor count. GDI approach tend to provide the optimized conditions, the novel method is then applied to Full adder design. The entire work is carried out in the 180nm technology of LTspice tool is used for time delay, Xilinx 14.7 ISE, Basys3 Artix7 device is used for power analysis. The resulting analysis shows that the proposed method is better than conventional CMOS.

引用

页码：10 / 13

页数：4

共 50 条

[21] Gate Diffusion Input Based 10-T CNTFET Power Efficient Full Adder
Tyagi, Priyanka
Singh, Sanjay Kumar
Dua, Piyush
RECENT ADVANCES IN ELECTRICAL & ELECTRONIC ENGINEERING, 2021, 14 (04) : 415 - 426
[22] A Novel Approach to Design Area Optimized, Energy Efficient And High Speed Wallace-Tree Multiplier Using GDI Based Full Adder
Kumar, Korra Ravi
2017 IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMPUTING RESEARCH (ICCIC), 2017, : 291 - 294
[23] Design of Low Power High Speed Full Adder Cell with XOR/XNOR Logic Gates
Alluri, Sudhakar
Dasharatha, M.
Naik, B. Rajendra
Reddy, N. S. S.
2016 INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING (ICCSP), VOL. 1, 2016, : 565 - 570
[24] Performance Analysis of 1 bit Full Adder Using GDI Logic
Mohan, Shoba
Rangaswamy, Nakkeeran
2014 INTERNATIONAL CONFERENCE ON INFORMATION COMMUNICATION AND EMBEDDED SYSTEMS (ICICES), 2014,
[25] Design of Area Effective Full Adder Using Gate Diffusion Input Logic
Premachand, D. R.
Eranna, U.
Haroon, Abdul Lateef P. S.
2018 3RD INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, COMMUNICATION, COMPUTER, AND OPTIMIZATION TECHNIQUES (ICEECCOT - 2018), 2018, : 1515 - 1518
[26] Qualitative Analysis of CMOS Logic Full Adder and GDI Logic Full Adder using 18 nm FinFET Technology
Bansal, Malti
Singh, Jasmeet
2019 3RD INTERNATIONAL CONFERENCE ON RECENT DEVELOPMENTS IN CONTROL, AUTOMATION & POWER ENGINEERING (RDCAPE), 2019, : 404 - 407
[27] Design of Low Power Full Adder Circuits Using CMOS Technique
Shete, Deepgandha
Askhedkar, Anuja
2019 3RD INTERNATIONAL CONFERENCE ON RECENT DEVELOPMENTS IN CONTROL, AUTOMATION & POWER ENGINEERING (RDCAPE), 2019, : 293 - 296
[28] Design of a Low Power Full Adder with a Two Transistor EX-OR Gate Using Gate Diffusion Input of 90 nm
Reddy, J. Nageswara
Reddy, G. Karthik
Reddy, V. Padmanabha
ICCCE 2018, 2019, 500 : 403 - 410
[29] Design of power efficient butterflies from Radix-2 DIT FFT using adder compressors with a new XOR gate topology
Fonseca, Mateus Beck
Cesar da Costa, Eduardo A.
Martins, Joao B. S.
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2012, 73 (03) : 945 - 954
[30] A Sub-Threshold Operation of XOR based Energy Efficient Full Adder
Tamang, Divakar
Pandey, Vinay
Singh, Neeraj Kumar
2016 INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING (ICCSP), VOL. 1, 2016, : 1066 - 1069

← 1 2 3 4 5 →