Design of 2T XOR Gate Based Full Adder Using GDI Technique

Full Adder is one of the fastest adder used in the complex data processing to perform fast arithmetic operations. The main aim of this paper is a design of 2T XOR gate based full adder using GDI technique. 2T XOR gate is an absolutely necessary primitive in the design of full adder. Intension behind a novel method of 2T XOR gate based Full adder design is to reduce power improve the speed with an optimized area by means of transistor count. GDI approach tend to provide the optimized conditions, the novel method is then applied to Full adder design. The entire work is carried out in the 180nm technology of LTspice tool is used for time delay, Xilinx 14.7 ISE, Basys3 Artix7 device is used for power analysis. The resulting analysis shows that the proposed method is better than conventional CMOS.