Custom CMOS and Post-CMOS Crossbar Circuits for Resource-Constrained Hardware Security Primitives

被引：0
|
作者：
Yang, Kaiyuan [1 ]
机构：
[1] Rice Univ, Dept Elect & Comp Engn, POB 1892, Houston, TX 77251 USA
来源：
2019 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM) | 2019年
关键词：
D O I：
10.1109/iedm19573.2019.8993473
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Securing ubiquitous resource-constrained electronic systems in emerging applications faces severe hardware constraints on power and costs, as well as vulnerability to physical attacks. In this paper, we present a suite of latest hardware security primitives, exploiting custom crossbar circuits in CMOS and post-CMOS processes, to provide reliable and energy-efficient hardware root of trust for system security.
引用
收藏
页数：4
相关论文
共 15 条
  • [1] An approach to fabricating microstructures that incorporate circuits using a post-CMOS process
    Dai, CL
    Xiao, FY
    Juang, YZ
    Chiu, CF
    JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2005, 15 (01) : 98 - 103
  • [2] Majority Logic Gate Synthesis Approaches for Post-CMOS Logic Circuits: A Review
    Vemuru, Srinivasa
    Wang, Peng
    Niamat, Mohammed
    2014 IEEE INTERNATIONAL CONFERENCE ON ELECTRO/INFORMATION TECHNOLOGY (EIT), 2014, : 284 - 289
  • [3] Hardware Security Exploiting Post-CMOS Devices: Fundamental Device Characteristics, State-of-the-Art Countermeasures , Challenges and Roadmap
    Japa, Aditya
    Majumder, Manoj Kumar
    Sahoo, Subhendu K.
    Vaddi, Ramesh
    Kaushik, Brajesh Kumar
    IEEE CIRCUITS AND SYSTEMS MAGAZINE, 2021, 21 (03) : 4 - 30
  • [4] Interconnect Performance and Energy-Per-Bit for Post-CMOS Logic Circuits: Modeling, Analysis, and Comparison with CMOS Logic
    Rakheja, Shaloo
    Naeemi, Azad
    2011 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE AND MATERIALS FOR ADVANCED METALLIZATION (IITC/MAM), 2011,
  • [5] Post-CMOS Compatible Micromachining Technique for On-Chip Passive RF Filter Circuits
    Wu, Zhengzheng
    Gu, Lei
    Li, Xinxin
    IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2009, 32 (04): : 759 - 765
  • [6] Extensive Examination of XOR Arbiter PUFs as Security Primitives for Resource-Constrained IoT Devices
    Mursi, Khalid T.
    Zhuang, Yu
    Alkatheiri, Mohammed Saeed
    Aseeri, Ahmad O.
    2019 17TH INTERNATIONAL CONFERENCE ON PRIVACY, SECURITY AND TRUST (PST), 2019, : 135 - 143
  • [7] Post-Silicon Validation Methodology for Resource-Constrained Neuromorphic Hardware
    Lee, Yun Kwan
    Nambiar, Vishnu P.
    Goh, Kim Seng
    Anh Tuan Do
    IECON 2020: THE 46TH ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, 2020, : 3836 - 3840
  • [8] ASSURE: A Hardware-Based Security Protocol for Resource-Constrained IoT Systems
    Yildiran Yilmaz
    Leonardo Aniello
    Basel Halak
    Journal of Hardware and Systems Security, 2021, 5 (1) : 1 - 18
  • [9] Recent trends in hardware security exploiting hybrid CMOS-resistive memory circuits
    Sahay, Shubham
    Suri, Manan
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2017, 32 (12)
  • [10] Power-efficient VLSI realization of decimal convolution algorithms for resource-constrained environments: a design perspective in CMOS and double-gate CMOS technology
    Ahmed, Rekib Uddin
    Thakur, Harsh Raj
    Seenivasan, M. A.
    Saha, Prabir
    MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2025, 31 (02): : 313 - 325
12