On-chip Monitors of Supply Noise Generated by System-level ESD

被引：0

作者：

Thomson, Nicholas ^{[1
,2
]}

Reiman, Collin ^{[1
]}

Xiu, Yang ^{[1
]}

Rosenbaum, Elyse ^{[1
]}

机构：

[1] Univ Illinois, Dept Elect & Comp Engn, Urbana, IL 61801 USA

[2] Intel Corp, 2501 NE Century Blvd, Hillsboro, OR 97124 USA

来源：

2017 39TH ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM (EOS/ESD) | 2017年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Two supply noise monitor circuits are demonstrated on a 130-nm test chip. These monitors are capable of providing quantitative measurements of on-chip supply voltage perturbations resulting from system-level ESD. Circuit-level simulations reproduce all trends found in the measurement results.

引用

页数：10

共 50 条

[41] An efficient cooperative design framework for SOC on-chip communication architecture system-level design
Niu, Yawen
Bian, Jiman
Wang, Haili
Tong, Kun
COMPUTER SUPPORTED COOPERATIVE WORK IN DESIGN III, 2007, 4402 : 118 - +
[42] System-Level Online Power Estimation Using an On-Chip Bus Performance Monitoring Unit
Kim, Younghyun
Park, Sangyoung
Cho, Youngjin
Chang, Naehyuck
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2011, 30 (11) : 1585 - 1598
[43] System-Level Power Analysis of a Multicore Multipower Domain Processor With ON-Chip Voltage Regulators
Paul, Ayan
Park, Sang Phill
Somasekhar, Dinesh
Kim, Young Moon
Borkar, Nitin
Karpuzcu, Ulya R.
Kim, Chris H.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (12) : 3468 - 3476
[44] System-Level Optimization of On-chip Communication Using Express Links for Throughput Constrained MPSoCs
Bokhari, Haseeb
Javaid, Haris
Sri Parameswaran
2013 IEEE 11TH SYMPOSIUM ON EMBEDDED SYSTEMS FOR REAL-TIME MULTIMEDIA (ESTIMEDIA), 2013, : 68 - 77
[45] Wideband measurement system for on-chip ESD waveform characterisation
Colman, G.
Bauwelinck, J.
Gillon, R.
Wieers, A.
Vandewege, J.
ELECTRONICS LETTERS, 2012, 48 (03) : 147 - U28
[46] Fast Calculation of System-Level ESD Noise Coupling to a Microstrip Line Using PEEC Method
Park, Junsik
Kim, Jingook
Lee, Jongsung
Kim, Seongmoo
Seol, Byongsu
2015 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM, 2015, : 132 - 135
[47] System-level ESD Noise induced by Secondary Discharges at Voltage Suppressor Devices in a Mobile Product
Park, Junsik
Kim, Jingook
Lee, Jongsung
Jo, Cheolgu
Seol, Byongsu
2017 ASIA-PACIFIC INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (APEMC), 2017, : 70 - 72
[48] System-Level Security for Network Processors with Hardware Monitors
Hu, Kekai
Wolf, Tilman
Teixeira, Thiago
Tessier, Russell
2014 51ST ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2014,
[49] Soft-Failures Induced by System-Level ESD
Thomson, Nicholas A.
Xiu, Yang
Rosenbaum, Elyse
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2017, 17 (01) : 90 - 98
[50] Capacitor Modeling Methodology for System-level ESD Simulation
Li Xiang
Xie Xiaofei
Xia Nan
Gu Zhengdong
2019 IEEE 26TH INTERNATIONAL SYMPOSIUM ON PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2019,

← 1 2 3 4 5 →