On-chip Monitors of Supply Noise Generated by System-level ESD

被引:0
|
作者
Thomson, Nicholas [1 ,2 ]
Reiman, Collin [1 ]
Xiu, Yang [1 ]
Rosenbaum, Elyse [1 ]
机构
[1] Univ Illinois, Dept Elect & Comp Engn, Urbana, IL 61801 USA
[2] Intel Corp, 2501 NE Century Blvd, Hillsboro, OR 97124 USA
来源
2017 39TH ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM (EOS/ESD) | 2017年
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Two supply noise monitor circuits are demonstrated on a 130-nm test chip. These monitors are capable of providing quantitative measurements of on-chip supply voltage perturbations resulting from system-level ESD. Circuit-level simulations reproduce all trends found in the measurement results.
引用
收藏
页数:10
相关论文
共 50 条
  • [21] On-chip transient detection circuit for system-level ESD protection in CMOS integrated circuits to meet electromagnetic compatibility regulation
    Ker, Ming-Dou
    Yen, Cheng-Cheng
    Shih, Pi-Chia
    IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2008, 50 (01) : 13 - 21
  • [22] 20 GHz on-chip measurement of ESD waveform for system level analysis
    Caignet, F.
    Nolhier, N.
    Bafleur, M.
    Wang, A.
    Mauran, N.
    MICROELECTRONICS RELIABILITY, 2015, 55 (11) : 2276 - 2283
  • [23] System-Level Counterfeit Detection Using On-Chip Ring Oscillator Array
    Wang, Xiaoxiao
    Han, Yueying
    Tehranipoor, Mark
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2019, 27 (12) : 2884 - 2896
  • [24] Area-Efficient On-Chip Transient Detection Circuit for System-Level ESD Protection Against Transient-Induced Malfunction
    Chen, Wen-Chieh
    Ker, Ming-Dou
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2019, 19 (02) : 363 - 369
  • [25] Design and System-Level Simulation of a Novel On-Chip Test Based on Macromodels
    Guan, Le
    Gao, JiaLi
    Chu, JinKui
    MEMS/NEMS NANO TECHNOLOGY, 2011, 483 : 38 - +
  • [26] Preprogrammed, Parallel On-Chip Immunoassay Using System-Level Capillarity Control
    Kim, Sung-Jin
    Paczesny, Sophie
    Takayama, Shuichi
    Kurabayashi, Katsuo
    ANALYTICAL CHEMISTRY, 2013, 85 (14) : 6902 - 6907
  • [27] DESIGNING ON-CHIP POWER-SUPPLY COUPLING DIODES FOR ESD PROTECTION AND NOISE-IMMUNITY
    DABRAL, S
    ASLETT, R
    MALONEY, T
    JOURNAL OF ELECTROSTATICS, 1994, 33 (03) : 357 - 370
  • [28] Optimizing On-Chip Decoupling Capacitors to Improve Power Supply Noise Induced Jitter and ESD Robustness
    Liu, Xiaoping
    Beyene, Wendemagegnehu
    Sivarajah, Selvakumar
    Jiang, Jenny
    IEEE 71ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2021), 2021, : 1211 - 1218
  • [29] Investigation and Design of On-Chip Power-Rail ESD Clamp Circuits Without Suffering Latchup-Like Failure During System-Level ESD Test
    Ker, Ming-Dou
    Yen, Cheng-Cheng
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (11) : 2533 - 2545
  • [30] Measurement and Modeling of System-level ESD Noise Voltages in Real Mobile Products
    Park, Myungjoon
    Park, Junsik
    Kim, Jingook
    Seung, Manho
    Choi, Joungcheul
    Lee, Changyeol
    Lee, Seokkiu
    2016 ASIA-PACIFIC INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (APEMC), 2016, : 632 - 634