On-chip Monitors of Supply Noise Generated by System-level ESD

被引：0

作者：

Thomson, Nicholas ^{[1
,2
]}

Reiman, Collin ^{[1
]}

Xiu, Yang ^{[1
]}

Rosenbaum, Elyse ^{[1
]}

机构：

[1] Univ Illinois, Dept Elect & Comp Engn, Urbana, IL 61801 USA

[2] Intel Corp, 2501 NE Century Blvd, Hillsboro, OR 97124 USA

来源：

2017 39TH ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM (EOS/ESD) | 2017年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Two supply noise monitor circuits are demonstrated on a 130-nm test chip. These monitors are capable of providing quantitative measurements of on-chip supply voltage perturbations resulting from system-level ESD. Circuit-level simulations reproduce all trends found in the measurement results.

引用

页数：10

共 50 条

[11] Power analysis of system-level on-chip communication architectures
Lahiri, K
Raghunathan, A
INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, 2004, : 236 - 241
[12] System-level Pareto frontiers for on-chip thermoelectric coolers
Sevket U. Yuruker
Michael C. Fish
Zhi Yang
Nicholas Baldasaro
Philip Barletta
Avram Barcohen
Bao Yang
Frontiers in Energy, 2018, 12 : 109 - 120
[13] System-level Pareto frontiers for on-chip thermoelectric coolers
Yuruker, Sevket U.
Fish, Michael C.
Yang, Zhi
Baldasaro, Nicholas
Barletta, Philip
Barcohen, Avram
Yang, Bao
FRONTIERS IN ENERGY, 2018, 12 (01) : 109 - 120
[14] An On-die Oscilloscope for System-Level ESD Noise Monitoring
Lee, Wooryong
Park, Junsik
Kim, Jingook
Ryu, Chunghyun
Lee, Jongsung
Kang, Bonggyu
Bae, Bumhee
2019 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, SIGNAL AND POWER INTEGRITY (EMC+SIPI), 2019, : 156 - 160
[15] On-Chip Transient Voltage Suppressor Integrated With Silicon-Based Transceiver IC for System-Level ESD Protection
Chuang, Che-Hao
Ker, Ming-Dou
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2014, 61 (10) : 5615 - 5621
[16] Polaris: A system-level roadmapping toolchain for on-chip interconnection networks
Soteriou, Vassos
Eisley, Noel
Wang, Hangsheng
Li, Bin
Peh, Li-Shiuan
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (08) : 855 - 868
[17] System-Level Performance Optimization and Benchmarking for On-Chip Graphene Interconnects
Pan, Chenyun
Naeemi, Azad
2012 IEEE 21ST CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS, 2012, : 33 - 36
[18] System-level performance analysis for designing on-chip communication architectures
Lahiri, K
Raghunathan, A
Dey, S
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2001, 20 (06) : 768 - 783
[19] ImpedanceVerif: On-Chip Impedance Sensing for System-Level Tampering Detection
Mosavirik T.
Schaumont P.
Tajik S.
IACR Transactions on Cryptographic Hardware and Embedded Systems, 2022, 2023 (01): : 301 - 325
[20] Addressing System-Level Trimming Issues in On-Chip Nanophotonic Networks
Nitta, Christopher
Farrens, Matthew
Akella, Venkatesh
2011 IEEE 17TH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE (HPCA), 2011, : 122 - 131

← 1 2 3 4 5 →