Advanced Single-Phase DSC-Based PLLs

被引：35
作者：
Golestan, Saeed [1 ]
Guerrero, Josep M. [1 ]
Vasquez, Juan C. [1 ]
Abusorrah, Abdullah M. [2 ,3 ]
Al-Turki, Yusuf [2 ,3 ]
机构：
[1] Aalborg Univ, Dept Energy Technol, DK-9220 Aalborg, Denmark
[2] King Abdulaziz Univ, Fac Engn, Dept Elect & Comp Engn, Jeddah 21589, Saudi Arabia
[3] King Abdulaziz Univ, Ctr Res Excellence Renewable Energy & Power Syst, Jeddah 21589, Saudi Arabia
来源：
IEEE TRANSACTIONS ON POWER ELECTRONICS | 2019年 / 34卷 / 04期
关键词：
Delayed signal cancelation (DSC); filters; frequency estimation; phase detection; phase-locked loop (PLL); single-phase systems; synchronization; LOCKED-LOOP; SYNCHRONIZATION; IMPLEMENTATION; CONVERTERS; FREQUENCY; DELAY;
D O I：
10.1109/TPEL.2018.2856931
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In three-phase systems, using the delayed signal cancelation (DSC) operators is one of the most popular approaches for designing advanced phase-locked loops (PLLs), particularly for applications where a high disturbance rejection ability is demanded. In single-phase systems, however, they have not received a considerable attention. The aim of this paper is to develop advanced DSC-based PLLs for single-phase applications. To this end, three PLLs are designed and presented. The first is based on adaptive DSC operators, and the other two are based on nonadaptive operators. The design aspects of these PLLs are discussed in detail, and their performances are evaluated using experimental results.
引用
收藏
页码：3226 / 3238
页数：13
相关论文
共 27 条
[1]   Tuning software phase-locked loop for series-connected converters [J].
Awad, H ;
Svensson, J ;
Bollen, MJ .
IEEE TRANSACTIONS ON POWER DELIVERY, 2005, 20 (01) :300-308
[2]   Mitigation of unbalanced voltage dips using static series compensator [J].
Awad, H ;
Svensson, J ;
Bollen, M .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2004, 19 (03) :837-846
[3]   Effect of sampling frequency and harmonics on delay-based phase-sequence estimation method [J].
Bongiorno, Massimo ;
Svensson, Jan ;
Sannino, Ambra .
IEEE TRANSACTIONS ON POWER DELIVERY, 2008, 23 (03) :1664-1672
[4]   Enhanced Grid Fundamental Positive-Sequence Digital Synchronization Structure [J].
Carlos Alfonso-Gil, Jose ;
Joaquin Vague-Cardona, Jose ;
Orts-Grau, Salvador ;
Gimeno-Sales, Francisco J. ;
Segui-Chilet, Salvador .
IEEE TRANSACTIONS ON POWER DELIVERY, 2013, 28 (01) :226-234
[5]   Robust phase locked-loop algorithm for single-phase utility-interactive inverters [J].
Elrayyah, Ali ;
Sozer, Yilmaz ;
Elbuluk, Malik .
IET POWER ELECTRONICS, 2014, 7 (05) :1064-1072
[6]   Research On Variable-Length Transfer Delay and Delayed-Signal-Cancellation-Based PLLs [J].
Golestan, Saeed ;
Guerrero, Josep M. ;
Vasquez, Juan C. ;
Abusorrah, Abdullah M. ;
Al-Turki, Yusuf .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2018, 33 (10) :8388-8398
[7]   Single-Phase PLLs: A Review of Recent Advances [J].
Golestan, Saeed ;
Guerrero, Josep M. ;
Vasquez, Juan C. .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2017, 32 (12) :9013-9030
[8]   An Adaptive Quadrature Signal Generation-Based Single-Phase Phase-Locked Loop for Grid-Connected Applications [J].
Golestan, Saeed ;
Guerrero, Josep M. ;
Abusorrah, Abdullah ;
Al-Hindawi, Mohammed M. ;
Al-Turki, Yusuf .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2017, 64 (04) :2848-2854
[9]   Three-Phase PLLs: A Review of Recent Advances [J].
Golestan, Saeed ;
Guerrero, Josep M. ;
Vasquez, Juan C. .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2017, 32 (03) :1894-1907
[10]   Small-Signal Modeling, Stability Analysis and Design Optimization of Single-Phase Delay-Based PLLs [J].
Golestan, Saeed ;
Guerrero, Josep M. ;
Vidal, Ana ;
Yepes, Alejandro G. ;
Doval-Gandoy, Jesus ;
Freijedo, Francisco D. .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2016, 31 (05) :3517-3527
123