Improving the Reliability of Embedded Memories using ECC and Built-In Self-Repair Techniques

被引：0

作者：

Manasa, R. ^{[1
]}

Hegde, Ganapathi ^{[1
]}

Vinodhini, M. ^{[1
]}

机构：

[1] Amrita Vishwa Vidhyapeetham, Amrita Sch Engn, Dept ECE, Vengal, India

来源：

2018 3RD INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, COMMUNICATION, COMPUTER, AND OPTIMIZATION TECHNIQUES (ICEECCOT - 2018) | 2018年

关键词：

Built-In Self-Test (BIST); Built-In Redundancy Analysis (BIRA); Built-In Self Repair (BISR); Soft Errors; Hard Errors; Error Correction Codes (ECCs); Reliability;

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

System on Chip (SoC) process technology is shrinking day by day resulting in increased complexity. In the presence of faults, the reliability of embedded memories in deep submicron technology is becoming a significant challenge. Embedded Memories are highly prone to soft errors and hard faults. Hence, hard repair techniques combined with Error Correction Codes (ECCs) can improve the reliability of embedded memories. An integrated ECC and Built-In Self-Repair (BISR) technique is proposed in this paper can correct 8 faulty bits for a 16-bit input. Higher error correction and repair capability gives the higher reliability. The proposed integrated ECC and BISR has less area and more faulty bit correction capability compared to Enhanced Built -In Self-Repair (EBISR) technique.

引用

页码：1436 / 1439

页数：4

共 50 条

[41] A diversified memory built-in self-repair approach for nanotechnologies
Nicolaidis, M
Achouri, N
Anghel, L
22ND IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2004, : 313 - 318
[42] Integration of Hard Repair Techniques with ECC for Enhancing Fabrication Yield and Reliability of Embedded Memories
Lu, Shyue-Kung
Tsai, Cheng-Ju
Hashizume, Masaki
2015 IEEE 24TH ASIAN TEST SYMPOSIUM (ATS), 2015, : 49 - 54
[43] Diagnostic Data Compression Techniques for Embedded Memories with Built-In Self-Test
Jin-Fu Li
Ruey-Shing Tzeng
Cheng-Wen Wu
Journal of Electronic Testing, 2002, 18 : 515 - 527
[44] Diagnostic data compression techniques for embedded memories with built-in self-test
Li, JF
Tzeng, RS
Wu, CW
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2002, 18 (4-5): : 515 - 527
[45] Built-in self-test and repair (BISTR) techniques for embedded RAMS
Lu, SK
Huang, SC
RECORDS OF THE 2004 IEEE INTERNATIONAL WORKSHOP ON MEMORY TECHNOLOGY, DESIGN AND TESTING, 2004, : 60 - 64
[46] Built-in Self-Test and Built-in Self-Repair Strategies Without Golden Signature for Computing in Memory
Tsai, Yu-Chih
Ting, Wen-Chien
Wang, Chia-Chun
Chang, Chia-Cheng
Liu, Ren-Shuo
2023 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2023,
[47] BUILT-IN SELF-REPAIR CIRCUIT FOR HIGH-DENSITY ASMIC
SAWADA, K
SAKURAI, T
UCHINO, Y
YAMADA, K
PROCEEDINGS OF THE IEEE 1989 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1989, : 773 - 776
[48] Generic Built-in Self-Repair Architectures for SoC Logic Cores
Balaz, Marcel
Kristofik, Stefan
Fischerova, Maria
PROCEEDINGS OF THE 2014 IEEE 17TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS), 2014, : 45 - 50
[49] BOARD-LEVEL BUILT-IN SELF-REPAIR METHOD OF RAM
Dou Yanjie Zhan Huiqin Chen Yakun Shang Hongliang Department of Automation Engineering Univevsity of Electronic Science and Technology of China Chengdu China
JournalofElectronics(China), 2012, 29(Z1) (China) : 128 - 131
[50] A Memory Built-In Self-Repair Scheme Based on Configurable Spares
Lee, Mincent
Denq, Li-Ming
Wu, Cheng-Wen
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2011, 30 (06) : 919 - 929

← 1 2 3 4 5 →