Improving the Reliability of Embedded Memories using ECC and Built-In Self-Repair Techniques

被引：0
|
作者：
Manasa, R. [1 ]
Hegde, Ganapathi [1 ]
Vinodhini, M. [1 ]
机构：
[1] Amrita Vishwa Vidhyapeetham, Amrita Sch Engn, Dept ECE, Vengal, India
来源：
2018 3RD INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, COMMUNICATION, COMPUTER, AND OPTIMIZATION TECHNIQUES (ICEECCOT - 2018) | 2018年
关键词：
Built-In Self-Test (BIST); Built-In Redundancy Analysis (BIRA); Built-In Self Repair (BISR); Soft Errors; Hard Errors; Error Correction Codes (ECCs); Reliability;
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
System on Chip (SoC) process technology is shrinking day by day resulting in increased complexity. In the presence of faults, the reliability of embedded memories in deep submicron technology is becoming a significant challenge. Embedded Memories are highly prone to soft errors and hard faults. Hence, hard repair techniques combined with Error Correction Codes (ECCs) can improve the reliability of embedded memories. An integrated ECC and Built-In Self-Repair (BISR) technique is proposed in this paper can correct 8 faulty bits for a 16-bit input. Higher error correction and repair capability gives the higher reliability. The proposed integrated ECC and BISR has less area and more faulty bit correction capability compared to Enhanced Built -In Self-Repair (EBISR) technique.
引用
收藏
页码：1436 / 1439
页数：4
相关论文
共 50 条
  • [1] Enhanced Built-In Self-Repair Techniques for Improving Fabrication Yield and Reliability of Embedded Memories
    Lu, Shyue-Kung
    Tsai, Cheng-Ju
    Hashizume, Masaki
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (08) : 2726 - 2734
  • [2] Built-in self-repair techniques for embedded RAMs
    Lu, SK
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2003, 150 (04): : 201 - 208
  • [3] Survey on built-in self-test and built-in self-repair of embedded memories
    Jiang, Jian-Hui
    Zhu, Wei-Guo
    Tongji Daxue Xuebao/Journal of Tongji University, 2004, 32 (08): : 1050 - 1056
  • [4] An Enhanced Built-In Self-Repair Technique for Yield and Reliability Improvement of Embedded Memories
    Lu, Shyue-Kung
    Lin, Hao-Wei
    Hashizume, Masaki
    PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
  • [5] Built-In Self-Repair Techniques for Content Addressable Memories
    Lin, Guan-Quan
    Wang, Zhen-Yu
    Lu, Shyue-Kung
    2009 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, 2009, : 267 - 270
  • [6] A shared built-in self-repair analysis for multiple embedded memories
    Ohtani, J
    Ooishi, T
    Kawagoe, T
    Niiro, M
    Maruta, M
    Hidaka, H
    PROCEEDINGS OF THE IEEE 2001 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2001, : 187 - 190
  • [7] A processor-based built-in self-repair design for embedded memories
    Su, CL
    Huang, RF
    Wu, CW
    ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2003, : 366 - 371
  • [8] Built-In Self-Repair Schemes for Flash Memories
    Hsiao, Yu-Ying
    Chen, Chao-Hsun
    Wu, Cheng-Wen
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2010, 29 (08) : 1243 - 1256
  • [9] Optimized Built-In Self-Repair for Multiple Memories
    Kang, Wooheon
    Lee, Changwook
    Lim, Hyunyul
    Kang, Sungho
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (06) : 2174 - 2183
  • [10] Efficient Built-In Self-Repair Techniques for Multiple Repairable Embedded RAMs
    Lu, Shyue-Kung
    Wang, Zhen-Yu
    Tsai, Yi-Ming
    Chen, Jiann-Liang
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2012, 31 (04) : 620 - 629
12345