Determining Application-Specific Knowledge for Improving Robustness of Sequential Circuits

被引:5
|
作者
Huhn, Sebastian [1 ,2 ]
Frehse, Stefan [2 ]
Wille, Robert [2 ,3 ]
Drechsler, Rolf [1 ]
机构
[1] Univ Bremen, Inst Comp Sci, D-28359 Bremen, Germany
[2] German Res Ctr Artificial Intelligence, Cyber Phys Syst Grp, D-28359 Bremen, Germany
[3] Johannes Kepler Univ Linz, Inst Integrated Circuits, A-4040 Linz, Austria
关键词
Boolean functions; circuit faults; fault tolerance; formal verification; integrated circuit reliability; DIAGNOSIS;
D O I
10.1109/TVLSI.2018.2890601
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Due to their shrinking feature sizes as well as environmental influences, such as high-energy radiation, electrical noise, and particle strikes, integrated circuits are getting more vulnerable to transient faults. Accordingly, how to make those circuits more robust has become an essential step in today's design flows. Methods increasing the robustness of circuits against these faults already exist for a long period of time but either introduce huge additional logic, change the timing behavior of the circuit, or are applicable for dedicated circuits such as microprocessors only. In this paper, we propose an alternative method, which overcomes these drawbacks by determining application-specific knowledge of the circuit, namely the relations of flip-flops and when they assume the same value. By this, we exploit partial redundancies, which are inherent in most circuits anyway (even the optimized ones), to frequently compare the circuit signals for their correctness-eventually leading to an increased robustness. Since determining the correspondingly needed information is a computationally hard task, formal methods, such as bounded model checking, satisfiability-based automatic test pattern generation, and binary decision diagrams, are utilized for this purpose. The resulting methodology requires only a slight increase in additional hardware, does only influence the timing behavior of the circuit negligibly, and is automatically applicable to arbitrary circuits. Experimental evaluations confirm these benefits.
引用
收藏
页码:875 / 887
页数:13
相关论文
共 13 条
  • [1] Improving Reliability in Application-Specific 3D Network-on-Chip
    Hosseinzadeh, Farnoosh
    Bagherzadeh, Nader
    Khademzadeh, Ahmad
    Janidarmian, Majid
    Koupaei, Fathollah Karimi
    WORLD CONGRESS ON ENGINEERING AND COMPUTER SCIENCE, WCECS 2012, VOL I, 2012, : 204 - 209
  • [2] Improving Reliability in NoCs by Application-Specific Mapping Combined with Adaptive Fault-Tolerant Method in the Links
    Kologeski, Anelise
    Concatto, Caroline
    Carro, Luigi
    Kastensmidt, Fernanda Lima
    2011 16TH IEEE EUROPEAN TEST SYMPOSIUM (ETS), 2011, : 123 - 128
  • [3] Citrine: A Methodology for Application-Specific Network-on-Chips Design
    Janidarmian, Majid
    Khademzadeh, Ahmad
    Fekr, Atena Roshan
    Bokharaei, Vahhab Samadi
    WORLD CONGRESS ON ENGINEERING AND COMPUTER SCIENCE, VOLS 1 AND 2, 2010, : 196 - +
  • [4] Application-Specific Fault Tolerance via Data Access Characterization
    Ali, Nawab
    Krishnamoorthy, Sriram
    Govind, Niranjan
    Kowalski, Karol
    Sadayappan, Ponnuswamy
    EURO-PAR 2011 PARALLEL PROCESSING, PT 2, 2011, 6853 : 340 - 352
  • [5] Mapping application-specific topology to mesh topology with reconfigurable switches
    Kullu, Pinar
    Ar, Yilmaz
    Tosun, Suleyman
    Ozdemir, Suat
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2020, 14 (01): : 9 - 16
  • [6] Coordination-Free Replicated Datalog Streams with Application-Specific Availability
    Qayyum, Owais
    Yu, Weihai
    ADVANCES IN DATABASES AND INFORMATION SYSTEMS, ADBIS 2024, 2024, 14918 : 155 - 169
  • [7] Synthesis of Application-Specific Fault-Tolerant Digital Microfluidic Biochip Architectures
    Alistar, Mirela
    Pop, Paul
    Madsen, Jan
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2016, 35 (05) : 764 - 777
  • [8] Chance of Vulnerability Reduction in Application-Specific NoC through Distance Aware Mapping Algorithm
    Janidarmian, Majid
    Fekr, Atena Roshan
    Bokharaei, Vahhab Samadi
    IAENG TRANSACTIONS ON ENGINEERING TECHNOLOGIES, VOL 6, 2011, 1373
  • [9] Generalized Fault-Tolerance Topology Generation for Application-Specific Network-on-Chips
    Chen, Song
    Ge, Mengke
    Li, Zhigang
    Huang, Jinglei
    Xu, Qi
    Wu, Feng
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (06) : 1191 - 1204
  • [10] Fault-Tolerant Topology Generation Method for Application-Specific Network-on-Chips
    Tosun, Suleyman
    Ajabshir, Vahid B.
    Mercanoglu, Ozge
    Ozturk, Ozcan
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2015, 34 (09) : 1495 - 1508