A Parallel Architecture for High Speed BLAST Using FPGA

被引：0

作者：

Mahmoodi, Mohammad Reza ^{[1
]}

Nikaein, Hossein ^{[1
]}

Fahimi, Zahra ^{[1
]}

机构：

[1] Isfahan Univ Technol, Dept Elect & Comp Engn, Esfahan, Iran

来源：

2014 22nd Iranian Conference on Electrical Engineering (ICEE) | 2014年

关键词：

FPGA; Sequence Searching; BLAST Algorithm; Hardware Implementation; SEARCH;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Undoubtedly, Basic Local Alignment Search Tool is one of the most prevalent algorithms in sequence searching and bioinformatics. BLAST is an index-based approach in order to recognize an unknown string of DNA sequence and due to its high computational nature, different types of hardware configurations have been proposed. In this paper, the traditional algorithm is applied; however a new architecture is proposed to speed up the algorithm. The design consists of a workstation and a FPGA as an accelerator. The system is based on 41 parallel cores implemented on Xilinx XC4VFX100 FPGA device. The most appealing features of this design are its speed and long input streams. Queries and subjects up to thousands of characters are processed in this architecture and it is verified to be 75.1 faster than NCBI software run at 3GHz, Pentium4 system.

引用

页码：57 / 61

页数：5

共 50 条

[1] FPGA IMPLEMENTATION OF HIGH SPEED VEDIC MULTIPLIER USING CSLA FOR PARALLEL FIR ARCHITECTURE
Naaz, Amina S.
Pradeep, M. N.
Bhairannawar, Satish
Halvi, Srinivas
2014 2ND INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS), 2014,
[2] FPGA implementation of high speed parallel architecture for block motion estimation
Rangarajan, P
Prashanth, G
Harish, PS
2004 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS DESIGN AND IMPLEMENTATION, PROCEEDINGS, 2004, : 245 - 250
[3] A FPGA-based Parallel Architecture for Scalable High-Speed Packet Classification
Jiang, Weirong
Prasanna, Viktor K.
2009 20TH IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2009, : 24 - 31
[4] FPGA implementation of AES algorithm for high throughput using folded parallel architecture
Rahimunnisa, K.
Karthigaikumar, P.
Rasheed, Soumiya
Jayakumar, J.
SureshKumar, S.
SECURITY AND COMMUNICATION NETWORKS, 2014, 7 (11) : 2225 - 2236
[5] A parallel algorithm, architecture and FPGA realization for high speed determination of the complete visibility graph for convex objects
Priya, TK
Sridharan, K
MICROPROCESSORS AND MICROSYSTEMS, 2006, 30 (01) : 1 - 14
[6] FPGA implementation of high speed parallel FIR filters
Zhang, Wei-Liang
Zhang, Yu
Yang, Zai-Chu
Yang, Zhi-Xing
Xi Tong Gong Cheng Yu Dian Zi Ji Shu/Systems Engineering and Electronics, 2009, 31 (08): : 1819 - 1822
[7] FPGA Implementation of a High Speed VLSI Architecture for CORDIC
Lakshmi, B.
Dhar, A. S.
TENCON 2009 - 2009 IEEE REGION 10 CONFERENCE, VOLS 1-4, 2009, : 2054 - 2058
[8] An FPGA architecture for high speed edge and corner detection
Torres-Huitzil, C
Arias-Estrada, M
5TH INTERNATIONAL WORKSHOP ON COMPUTER ARCHITECTURES FOR MACHINE PERCEPTION, PROCEEDINGS, 2000, : 112 - 116
[9] A HIGH SPEED CONFIGURABLE FPGA ARCHITECTURE FOR BILATERAL FILTERING
Sankar, Jithin
Kutty, Sankaran
Boussaid, Farid
Amira, Abbes
2014 IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING (ICIP), 2014, : 1248 - 1252
[10] Accelerating FCM Algorithm Using High-Speed FPGA Reconfigurable Computing Architecture
Almomany, Abedalmuhdi
Jarrah, Amin
Al Assaf, Anwar
JOURNAL OF ELECTRICAL ENGINEERING & TECHNOLOGY, 2023, 18 (04) : 3209 - 3217

← 1 2 3 4 5 →