Optimization of ambipolar current and analog/RF performance for T-shaped tunnel field-effect transistor with gate dielectric spacer

被引:6
作者
Han, Ru [1 ]
Zhang, Hai-Chao [1 ]
Wang, Dang-Hui [1 ]
Li, Cui [1 ]
机构
[1] Northwestern Polytech Univ, Sch Comp Sci & Engn, Xian 710072, Shaanxi, Peoples R China
基金
中国国家自然科学基金;
关键词
tunneling field effect transistor; T-shaped tunnel field-effect transistor; gate dielectric spacer; ambipolar current; analog/RF performance; RF PERFORMANCE; SUPPRESSION; IMPACT;
D O I
10.1088/1674-1056/28/1/018505
中图分类号
O4 [物理学];
学科分类号
0702 ;
摘要
A new T-shaped tunnel field-effect transistor (TTFET) with gate dielectric spacer (GDS) structure is proposed in this paper. To further studied the effects of GDS structure on the TTFET, detailed device characteristics such as current-voltage relationships, energy band diagrams, band-to-band tunneling (BTBT) rate and the magnitude of the electric field are investigated by using TCAD simulation. It is found that compared with conventional TTFET and TTFET with gate-drain overlap (GDO) structure, GDS-TTFET not only has the minimum ambipolar current but also can suppress the ambipolar current under a more extensive bias range. Furthermore, the analog/RF performances of GDS-TTFET are also investigated in terms of transconductance, gate-source capacitance, gate-drain capacitance, cutoff frequency, and gain bandwidth production. By inserting a low-kappa spacer layer between the gate electrode and the gate dielectric, the GDS structure can effectively reduce parasitic capacitances between the gate and the source/drain, which leads to better performance in term of cutoff frequency and gain bandwidth production. Finally, the thickness of the gate dielectric spacer is optimized for better ambipolar current suppression and improved analog/RF performance.
引用
收藏
页数:7
相关论文
共 37 条
[31]   Impact of process and geometrical parameters on the electrical characteristics of vertical nanowire silicon n-TFETs [J].
Vandooren, A. ;
Leonelli, D. ;
Rooyackers, R. ;
Arstila, K. ;
Groeseneken, G. ;
Huyghebaert, C. .
SOLID-STATE ELECTRONICS, 2012, 72 :82-87
[32]   Boosting the on-current of a n-channel nanowire tunnel field-effect transistor by source material optimization [J].
Verhulst, Anne S. ;
Vandenberghe, William G. ;
Maex, Karen ;
Groeseneken, Guido .
JOURNAL OF APPLIED PHYSICS, 2008, 104 (06)
[33]   Complementary tunneling transistor for low power application [J].
Wang, PF ;
Hilsenbeck, K ;
Nirschl, T ;
Oswald, M ;
Stepper, C ;
Weis, M ;
Schmitt-Landsiedel, D ;
Hansch, W .
SOLID-STATE ELECTRONICS, 2004, 48 (12) :2281-2286
[34]   Impact of source height on the characteristic of U-shaped channel tunnel field-effect transistor [J].
Yang, Zhaonian ;
Zhang, Yue ;
Yang, Yuan ;
Yu, Ningmei .
SUPERLATTICES AND MICROSTRUCTURES, 2017, 111 :1226-1232
[35]   Tunnel Field-Effect Transistor With an L-Shaped Gate [J].
Yang, Zhaonian .
IEEE ELECTRON DEVICE LETTERS, 2016, 37 (07) :839-842
[36]   Low-subthreshold-swing tunnel transistors [J].
Zhang, Q ;
Zhao, W ;
Seabaugh, A .
IEEE ELECTRON DEVICE LETTERS, 2006, 27 (04) :297-300
[37]  
ZHANG SQ, 2017, CHINESE PHYS B, V26