Portable and Scalable FPGA-Based Acceleration of a Direct Linear System Solver

被引:10
作者
Zhang, Wei [1 ]
Betz, Vaughn [2 ]
Rose, Jonathan [1 ]
机构
[1] Univ Toronto, Edward S Rogers Sr Dept Elect & Comp Engn, Toronto, ON M5S 1A1, Canada
[2] Altera Corp, Toronto, ON, Canada
来源
PROCEEDINGS OF THE 2008 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY | 2008年
基金
加拿大自然科学与工程研究理事会;
关键词
D O I
10.1109/FPT.2008.4762361
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
FPGAs are becoming an attractive platform for accelerating many computations including scientific applications. However their adoption has been limited by the large development cost and short life span of FPGA designs. We believe that FPGA-based scientific computation would become far more practical if there were hardware libraries that were portable to any FPGA with performance that could scale with the resources of the FPGA. To illustrate this idea we have implemented one common super-computing library function: the LU factorization method for solving linear systems. This paper discusses issues in making the design both portable and scalable. The design is automatically generated to match the FPGA's capabilities and external memory through the use of parameters. We compared the performance of the design on the FPGA to a single processor core and found that it performs 2.2 times faster, and that the energy dissipated per computation is a factor 5 times less.
引用
收藏
页码:17 / +
页数:2
相关论文
共 11 条
  • [1] [Anonymous], P ACM SIGDA 13 INT S
  • [2] An updated set of Basic Linear Algebra Subprograms (BLAS)
    Blackford, LS
    Demmel, J
    Dongarra, J
    Duff, I
    Hammarling, S
    Henry, G
    Heroux, M
    Kaufman, L
    Lumsdaine, A
    Petitet, A
    Pozo, R
    Remington, K
    Whaley, RC
    [J]. ACM TRANSACTIONS ON MATHEMATICAL SOFTWARE, 2002, 28 (02): : 135 - 151
  • [3] DAGA V, 2004, P INT C ENG REC SYST
  • [4] DONGARRA JJ, 1998, SOFTW ENVIRONM TOOL, P1
  • [5] *INT, INT XEON PROC 5160
  • [6] Intel, INT MATH KERN LIB
  • [7] Lopes AR, 2008, LECT NOTES COMPUT SC, V4943, P75, DOI 10.1007/978-3-540-78610-8_10
  • [8] *MENT GRAPH, CAT
  • [9] Sparse matrix computations on reconfigurable hardware
    Prasanna, Viktor K.
    Morris, Gerald R.
    [J]. COMPUTER, 2007, 40 (03) : 58 - +
  • [10] ZHUO L, 2007, P 2006 INT C FIELD P, P1