共 50 条
[41]
Material Loss Impact on Device Performance for 32nm CMOS And Beyond
[J].
ULTRA CLEAN PROCESSING OF SEMICONDUCTOR SURFACES IX,
2009, 145-146
:245-248
[42]
CMOS Scaling for sub-90 nm to sub-10 nm
[J].
17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA,
2004,
:30-35
[43]
A Nanogap Transducer Array on 32nm CMOS for Electrochemical DNA Sequencing
[J].
2016 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC),
2016, 59
:288-U400
[44]
Revolutionary Nanoelectronic Devices and Processes for Post 32nm CMOS Era
[J].
ADVANCED GATE STACK, SOURCE/DRAIN, AND CHANNEL ENGINEERING FOR SI-BASED CMOS 5: NEW MATERIALS, PROCESSES, AND EQUIPMENT,
2009, 19 (01)
:3-14
[45]
Scaling Deep Trench Based eDRAM on SOI to 32nm and Beyond
[J].
2009 IEEE INTERNATIONAL ELECTRON DEVICES MEETING,
2009,
:236-239
[46]
Design for manufacturing strategies to bring silicon process to 32nm node
[J].
ISSM 2005: IEEE International Symposium on Semiconductor Manufacturing, Conference Proceedings,
2005,
:101-104
[47]
Characterization of 32nm node BEOL grating structures using scatterometry
[J].
METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XXII, PTS 1 AND 2,
2008, 6922 (1-2)
[48]
32nm node technology development using interference immersion lithography
[J].
Advances in Resist Technology and Processing XXII, Pt 1 and 2,
2005, 5753
:491-501
[49]
Double patterning design split implementation and validation for the 32nm node
[J].
DESIGN FOR MANUFACTURABILITY THROUGH DESIGN-PROCESS INTEGRATION,
2007, 6521
[50]
Multi-gate devices for the 32nm technology node and beyond
[J].
ESSDERC 2007: PROCEEDINGS OF THE 37TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE,
2007,
:143-+